Add a couple more tests

[yosys.git] / tests / lut / map_not.v

module top(...);
    input a;
    output y;
    assign y = ~a;
endmodule