Rename {A,B} -> {A2,B2}

[yosys.git] / tests / lut / map_not.v

module top(...);
    input a;
    output y;
    assign y = ~a;
endmodule