Add ability to override verilog mode for verific -f command

[yosys.git] / tests / opt / opt_expr_constconn.v

module top(...);

input [7:0] A;
output [7:0] B;
wire [7:0] C = 3;
assign B = A + C;

endmodule