projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Support module/package/interface/block scope for typedef names.
[yosys.git] / tests / opt / opt_lut.ys
1 read_verilog opt_lut.v
2 equiv_opt -map +/ice40/cells_sim.v -assert synth_ice40