projects
/
yosys.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
opt_expr: Fix X and CO outputs for $alu identity-mapping rules.
[yosys.git]
/
tests
/
opt
/
opt_lut_elim.il
1
module \test
2
wire input 1 \i
3
4
wire output 2 \o1
5
cell $lut $1
6
parameter \LUT 16'0110100110010110
7
parameter \WIDTH 4
8
connect \A { \i 3'000 }
9
connect \Y \o1
10
end
11
12
wire output 2 \o2
13
cell $lut $2
14
parameter \LUT 16'0110100010010110
15
parameter \WIDTH 4
16
connect \A { \i 3'000 }
17
connect \Y \o2
18
end
19
end