2 ---------- Begin Simulation Statistics ----------
3 host_inst_rate 48300 # Simulator instruction rate (inst/s)
4 host_mem_usage 226820 # Number of bytes of host memory used
5 host_seconds 0.20 # Real time elapsed on the host
6 host_tick_rate 67673766 # Simulator tick rate (ticks/s)
7 sim_freq 1000000000000 # Frequency of simulated ticks
8 sim_insts 9809 # Number of instructions simulated
9 sim_seconds 0.000014 # Number of seconds simulated
10 sim_ticks 13766000 # Number of ticks simulated
11 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
12 system.cpu.BPredUnit.BTBHits 772 # Number of BTB hits
13 system.cpu.BPredUnit.BTBLookups 1892 # Number of BTB lookups
14 system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
15 system.cpu.BPredUnit.condIncorrect 458 # Number of conditional branches incorrect
16 system.cpu.BPredUnit.condPredicted 1920 # Number of conditional branches predicted
17 system.cpu.BPredUnit.lookups 1920 # Number of BP lookups
18 system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
19 system.cpu.commit.COM:branches 1214 # Number of branches committed
20 system.cpu.commit.COM:bw_lim_events 37 # number cycles where commit BW limit reached
21 system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
22 system.cpu.commit.COM:committed_per_cycle::samples 15124 # Number of insts commited each cycle
23 system.cpu.commit.COM:committed_per_cycle::mean 0.648572 # Number of insts commited each cycle
24 system.cpu.commit.COM:committed_per_cycle::stdev 1.100130 # Number of insts commited each cycle
25 system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
26 system.cpu.commit.COM:committed_per_cycle::0 9612 63.55% 63.55% # Number of insts commited each cycle
27 system.cpu.commit.COM:committed_per_cycle::1 3088 20.42% 83.97% # Number of insts commited each cycle
28 system.cpu.commit.COM:committed_per_cycle::2 1220 8.07% 92.04% # Number of insts commited each cycle
29 system.cpu.commit.COM:committed_per_cycle::3 836 5.53% 97.57% # Number of insts commited each cycle
30 system.cpu.commit.COM:committed_per_cycle::4 232 1.53% 99.10% # Number of insts commited each cycle
31 system.cpu.commit.COM:committed_per_cycle::5 57 0.38% 99.48% # Number of insts commited each cycle
32 system.cpu.commit.COM:committed_per_cycle::6 30 0.20% 99.68% # Number of insts commited each cycle
33 system.cpu.commit.COM:committed_per_cycle::7 12 0.08% 99.76% # Number of insts commited each cycle
34 system.cpu.commit.COM:committed_per_cycle::8 37 0.24% 100.00% # Number of insts commited each cycle
35 system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
36 system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
37 system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
38 system.cpu.commit.COM:committed_per_cycle::total 15124 # Number of insts commited each cycle
39 system.cpu.commit.COM:count 9809 # Number of instructions committed
40 system.cpu.commit.COM:loads 1056 # Number of loads committed
41 system.cpu.commit.COM:membars 0 # Number of memory barriers committed
42 system.cpu.commit.COM:refs 1990 # Number of memory references committed
43 system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
44 system.cpu.commit.branchMispredicts 462 # The number of times a branch was mispredicted
45 system.cpu.commit.commitCommittedInsts 9809 # The number of committed instructions
46 system.cpu.commit.commitNonSpecStalls 13 # The number of times commit has been forced to stall to communicate backwards
47 system.cpu.commit.commitSquashedInsts 3832 # The number of squashed insts skipped by commit
48 system.cpu.committedInsts 9809 # Number of Instructions Simulated
49 system.cpu.committedInsts_total 9809 # Number of Instructions Simulated
50 system.cpu.cpi 2.806912 # CPI: Cycles Per Instruction
51 system.cpu.cpi_total 2.806912 # CPI: Total CPI of All Threads
52 system.cpu.dcache.ReadReq_accesses 1244 # number of ReadReq accesses(hits+misses)
53 system.cpu.dcache.ReadReq_avg_miss_latency 37105.263158 # average ReadReq miss latency
54 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35048.387097 # average ReadReq mshr miss latency
55 system.cpu.dcache.ReadReq_hits 1168 # number of ReadReq hits
56 system.cpu.dcache.ReadReq_miss_latency 2820000 # number of ReadReq miss cycles
57 system.cpu.dcache.ReadReq_miss_rate 0.061093 # miss rate for ReadReq accesses
58 system.cpu.dcache.ReadReq_misses 76 # number of ReadReq misses
59 system.cpu.dcache.ReadReq_mshr_hits 14 # number of ReadReq MSHR hits
60 system.cpu.dcache.ReadReq_mshr_miss_latency 2173000 # number of ReadReq MSHR miss cycles
61 system.cpu.dcache.ReadReq_mshr_miss_rate 0.049839 # mshr miss rate for ReadReq accesses
62 system.cpu.dcache.ReadReq_mshr_misses 62 # number of ReadReq MSHR misses
63 system.cpu.dcache.WriteReq_accesses 934 # number of WriteReq accesses(hits+misses)
64 system.cpu.dcache.WriteReq_avg_miss_latency 33138.977636 # average WriteReq miss latency
65 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35775.641026 # average WriteReq mshr miss latency
66 system.cpu.dcache.WriteReq_hits 621 # number of WriteReq hits
67 system.cpu.dcache.WriteReq_miss_latency 10372500 # number of WriteReq miss cycles
68 system.cpu.dcache.WriteReq_miss_rate 0.335118 # miss rate for WriteReq accesses
69 system.cpu.dcache.WriteReq_misses 313 # number of WriteReq misses
70 system.cpu.dcache.WriteReq_mshr_hits 235 # number of WriteReq MSHR hits
71 system.cpu.dcache.WriteReq_mshr_miss_latency 2790500 # number of WriteReq MSHR miss cycles
72 system.cpu.dcache.WriteReq_mshr_miss_rate 0.083512 # mshr miss rate for WriteReq accesses
73 system.cpu.dcache.WriteReq_mshr_misses 78 # number of WriteReq MSHR misses
74 system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
75 system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
76 system.cpu.dcache.avg_refs 12.870504 # Average number of references to valid blocks.
77 system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
78 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
79 system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
80 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
81 system.cpu.dcache.cache_copies 0 # number of cache copies performed
82 system.cpu.dcache.demand_accesses 2178 # number of demand (read+write) accesses
83 system.cpu.dcache.demand_avg_miss_latency 33913.881748 # average overall miss latency
84 system.cpu.dcache.demand_avg_mshr_miss_latency 35453.571429 # average overall mshr miss latency
85 system.cpu.dcache.demand_hits 1789 # number of demand (read+write) hits
86 system.cpu.dcache.demand_miss_latency 13192500 # number of demand (read+write) miss cycles
87 system.cpu.dcache.demand_miss_rate 0.178604 # miss rate for demand accesses
88 system.cpu.dcache.demand_misses 389 # number of demand (read+write) misses
89 system.cpu.dcache.demand_mshr_hits 249 # number of demand (read+write) MSHR hits
90 system.cpu.dcache.demand_mshr_miss_latency 4963500 # number of demand (read+write) MSHR miss cycles
91 system.cpu.dcache.demand_mshr_miss_rate 0.064279 # mshr miss rate for demand accesses
92 system.cpu.dcache.demand_mshr_misses 140 # number of demand (read+write) MSHR misses
93 system.cpu.dcache.fast_writes 0 # number of fast writes performed
94 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
95 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
96 system.cpu.dcache.occ_%::0 0.020744 # Average percentage of cache occupancy
97 system.cpu.dcache.occ_blocks::0 84.965644 # Average occupied blocks per context
98 system.cpu.dcache.overall_accesses 2178 # number of overall (read+write) accesses
99 system.cpu.dcache.overall_avg_miss_latency 33913.881748 # average overall miss latency
100 system.cpu.dcache.overall_avg_mshr_miss_latency 35453.571429 # average overall mshr miss latency
101 system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
102 system.cpu.dcache.overall_hits 1789 # number of overall hits
103 system.cpu.dcache.overall_miss_latency 13192500 # number of overall miss cycles
104 system.cpu.dcache.overall_miss_rate 0.178604 # miss rate for overall accesses
105 system.cpu.dcache.overall_misses 389 # number of overall misses
106 system.cpu.dcache.overall_mshr_hits 249 # number of overall MSHR hits
107 system.cpu.dcache.overall_mshr_miss_latency 4963500 # number of overall MSHR miss cycles
108 system.cpu.dcache.overall_mshr_miss_rate 0.064279 # mshr miss rate for overall accesses
109 system.cpu.dcache.overall_mshr_misses 140 # number of overall MSHR misses
110 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
111 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
112 system.cpu.dcache.replacements 0 # number of replacements
113 system.cpu.dcache.sampled_refs 139 # Sample count of references to valid blocks.
114 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
115 system.cpu.dcache.tagsinuse 84.965644 # Cycle average of tags in use
116 system.cpu.dcache.total_refs 1789 # Total number of references to valid blocks.
117 system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
118 system.cpu.dcache.writebacks 0 # number of writebacks
119 system.cpu.decode.DECODE:BlockedCycles 464 # Number of cycles decode is blocked
120 system.cpu.decode.DECODE:DecodedInsts 15304 # Number of instructions handled by decode
121 system.cpu.decode.DECODE:IdleCycles 6233 # Number of cycles decode is idle
122 system.cpu.decode.DECODE:RunCycles 8371 # Number of cycles decode is running
123 system.cpu.decode.DECODE:SquashCycles 721 # Number of cycles decode is squashing
124 system.cpu.decode.DECODE:UnblockCycles 56 # Number of cycles decode is unblocking
125 system.cpu.fetch.Branches 1920 # Number of branches that fetch encountered
126 system.cpu.fetch.CacheLines 1255 # Number of cache lines fetched
127 system.cpu.fetch.Cycles 9031 # Number of cycles fetch has run and was not squashing or blocked
128 system.cpu.fetch.IcacheSquashes 117 # Number of outstanding Icache misses that were squashed
129 system.cpu.fetch.Insts 8830 # Number of instructions fetch has processed
130 system.cpu.fetch.MiscStallCycles 8 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
131 system.cpu.fetch.SquashCycles 469 # Number of cycles fetch has spent squashing
132 system.cpu.fetch.branchRate 0.069735 # Number of branch fetches per cycle
133 system.cpu.fetch.icacheStallCycles 1255 # Number of cycles fetch is stalled on an Icache miss
134 system.cpu.fetch.predictedBranches 772 # Number of branches that fetch has predicted taken
135 system.cpu.fetch.rate 0.320706 # Number of inst fetches per cycle
136 system.cpu.fetch.rateDist::samples 15845 # Number of instructions fetched each cycle (Total)
137 system.cpu.fetch.rateDist::mean 1.002083 # Number of instructions fetched each cycle (Total)
138 system.cpu.fetch.rateDist::stdev 1.178869 # Number of instructions fetched each cycle (Total)
139 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
140 system.cpu.fetch.rateDist::0 7129 44.99% 44.99% # Number of instructions fetched each cycle (Total)
141 system.cpu.fetch.rateDist::1 4489 28.33% 73.32% # Number of instructions fetched each cycle (Total)
142 system.cpu.fetch.rateDist::2 1878 11.85% 85.18% # Number of instructions fetched each cycle (Total)
143 system.cpu.fetch.rateDist::3 2046 12.91% 98.09% # Number of instructions fetched each cycle (Total)
144 system.cpu.fetch.rateDist::4 57 0.36% 98.45% # Number of instructions fetched each cycle (Total)
145 system.cpu.fetch.rateDist::5 227 1.43% 99.88% # Number of instructions fetched each cycle (Total)
146 system.cpu.fetch.rateDist::6 6 0.04% 99.92% # Number of instructions fetched each cycle (Total)
147 system.cpu.fetch.rateDist::7 8 0.05% 99.97% # Number of instructions fetched each cycle (Total)
148 system.cpu.fetch.rateDist::8 5 0.03% 100.00% # Number of instructions fetched each cycle (Total)
149 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
150 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
151 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
152 system.cpu.fetch.rateDist::total 15845 # Number of instructions fetched each cycle (Total)
153 system.cpu.icache.ReadReq_accesses 1255 # number of ReadReq accesses(hits+misses)
154 system.cpu.icache.ReadReq_avg_miss_latency 37417.543860 # average ReadReq miss latency
155 system.cpu.icache.ReadReq_avg_mshr_miss_latency 35040.697674 # average ReadReq mshr miss latency
156 system.cpu.icache.ReadReq_hits 970 # number of ReadReq hits
157 system.cpu.icache.ReadReq_miss_latency 10664000 # number of ReadReq miss cycles
158 system.cpu.icache.ReadReq_miss_rate 0.227092 # miss rate for ReadReq accesses
159 system.cpu.icache.ReadReq_misses 285 # number of ReadReq misses
160 system.cpu.icache.ReadReq_mshr_hits 27 # number of ReadReq MSHR hits
161 system.cpu.icache.ReadReq_mshr_miss_latency 9040500 # number of ReadReq MSHR miss cycles
162 system.cpu.icache.ReadReq_mshr_miss_rate 0.205578 # mshr miss rate for ReadReq accesses
163 system.cpu.icache.ReadReq_mshr_misses 258 # number of ReadReq MSHR misses
164 system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
165 system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
166 system.cpu.icache.avg_refs 3.759690 # Average number of references to valid blocks.
167 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
168 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
169 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
170 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
171 system.cpu.icache.cache_copies 0 # number of cache copies performed
172 system.cpu.icache.demand_accesses 1255 # number of demand (read+write) accesses
173 system.cpu.icache.demand_avg_miss_latency 37417.543860 # average overall miss latency
174 system.cpu.icache.demand_avg_mshr_miss_latency 35040.697674 # average overall mshr miss latency
175 system.cpu.icache.demand_hits 970 # number of demand (read+write) hits
176 system.cpu.icache.demand_miss_latency 10664000 # number of demand (read+write) miss cycles
177 system.cpu.icache.demand_miss_rate 0.227092 # miss rate for demand accesses
178 system.cpu.icache.demand_misses 285 # number of demand (read+write) misses
179 system.cpu.icache.demand_mshr_hits 27 # number of demand (read+write) MSHR hits
180 system.cpu.icache.demand_mshr_miss_latency 9040500 # number of demand (read+write) MSHR miss cycles
181 system.cpu.icache.demand_mshr_miss_rate 0.205578 # mshr miss rate for demand accesses
182 system.cpu.icache.demand_mshr_misses 258 # number of demand (read+write) MSHR misses
183 system.cpu.icache.fast_writes 0 # number of fast writes performed
184 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
185 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
186 system.cpu.icache.occ_%::0 0.061525 # Average percentage of cache occupancy
187 system.cpu.icache.occ_blocks::0 126.002915 # Average occupied blocks per context
188 system.cpu.icache.overall_accesses 1255 # number of overall (read+write) accesses
189 system.cpu.icache.overall_avg_miss_latency 37417.543860 # average overall miss latency
190 system.cpu.icache.overall_avg_mshr_miss_latency 35040.697674 # average overall mshr miss latency
191 system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
192 system.cpu.icache.overall_hits 970 # number of overall hits
193 system.cpu.icache.overall_miss_latency 10664000 # number of overall miss cycles
194 system.cpu.icache.overall_miss_rate 0.227092 # miss rate for overall accesses
195 system.cpu.icache.overall_misses 285 # number of overall misses
196 system.cpu.icache.overall_mshr_hits 27 # number of overall MSHR hits
197 system.cpu.icache.overall_mshr_miss_latency 9040500 # number of overall MSHR miss cycles
198 system.cpu.icache.overall_mshr_miss_rate 0.205578 # mshr miss rate for overall accesses
199 system.cpu.icache.overall_mshr_misses 258 # number of overall MSHR misses
200 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
201 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
202 system.cpu.icache.replacements 0 # number of replacements
203 system.cpu.icache.sampled_refs 258 # Sample count of references to valid blocks.
204 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
205 system.cpu.icache.tagsinuse 126.002915 # Cycle average of tags in use
206 system.cpu.icache.total_refs 970 # Total number of references to valid blocks.
207 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
208 system.cpu.icache.writebacks 0 # number of writebacks
209 system.cpu.idleCycles 11688 # Total number of cycles that the CPU has spent unscheduled due to idling
210 system.cpu.iew.EXEC:branches 1318 # Number of branches executed
211 system.cpu.iew.EXEC:nop 0 # number of nop insts executed
212 system.cpu.iew.EXEC:rate 0.434678 # Inst execution rate
213 system.cpu.iew.EXEC:refs 2353 # number of memory reference insts executed
214 system.cpu.iew.EXEC:stores 1060 # Number of stores executed
215 system.cpu.iew.EXEC:swp 0 # number of swp insts executed
216 system.cpu.iew.WB:consumers 10358 # num instructions consuming a value
217 system.cpu.iew.WB:count 11818 # cumulative count of insts written-back
218 system.cpu.iew.WB:fanout 0.702935 # average fanout of values written-back
219 system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
220 system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
221 system.cpu.iew.WB:producers 7281 # num instructions producing a value
222 system.cpu.iew.WB:rate 0.429230 # insts written-back per cycle
223 system.cpu.iew.WB:sent 11866 # cumulative count of insts sent to commit
224 system.cpu.iew.branchMispredicts 487 # Number of branch mispredicts detected at execute
225 system.cpu.iew.iewBlockCycles 58 # Number of cycles IEW is blocking
226 system.cpu.iew.iewDispLoadInsts 1535 # Number of dispatched load instructions
227 system.cpu.iew.iewDispNonSpecInsts 17 # Number of dispatched non-speculative instructions
228 system.cpu.iew.iewDispSquashedInsts 418 # Number of squashed instructions skipped by dispatch
229 system.cpu.iew.iewDispStoreInsts 1238 # Number of dispatched store instructions
230 system.cpu.iew.iewDispatchedInsts 13635 # Number of instructions dispatched to IQ
231 system.cpu.iew.iewExecLoadInsts 1293 # Number of load instructions executed
232 system.cpu.iew.iewExecSquashedInsts 536 # Number of squashed instructions skipped in execute
233 system.cpu.iew.iewExecutedInsts 11968 # Number of executed instructions
234 system.cpu.iew.iewIQFullEvents 3 # Number of times the IQ has become full, causing a stall
235 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
236 system.cpu.iew.iewLSQFullEvents 1 # Number of times the LSQ has become full, causing a stall
237 system.cpu.iew.iewSquashCycles 721 # Number of cycles IEW is squashing
238 system.cpu.iew.iewUnblockCycles 6 # Number of cycles IEW is unblocking
239 system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
240 system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
241 system.cpu.iew.lsq.thread.0.forwLoads 21 # Number of loads that had data forwarded from stores
242 system.cpu.iew.lsq.thread.0.ignoredResponses 1 # Number of memory responses ignored because the instruction is squashed
243 system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
244 system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
245 system.cpu.iew.lsq.thread.0.memOrderViolation 7 # Number of memory ordering violations
246 system.cpu.iew.lsq.thread.0.rescheduledLoads 0 # Number of loads that were rescheduled
247 system.cpu.iew.lsq.thread.0.squashedLoads 479 # Number of loads squashed
248 system.cpu.iew.lsq.thread.0.squashedStores 304 # Number of stores squashed
249 system.cpu.iew.memOrderViolationEvents 7 # Number of memory order violations
250 system.cpu.iew.predictedNotTakenIncorrect 390 # Number of branches that were predicted not taken incorrectly
251 system.cpu.iew.predictedTakenIncorrect 97 # Number of branches that were predicted taken incorrectly
252 system.cpu.ipc 0.356263 # IPC: Instructions Per Cycle
253 system.cpu.ipc_total 0.356263 # IPC: Total IPC of All Threads
254 system.cpu.iq.ISSUE:FU_type_0::No_OpClass 3 0.02% 0.02% # Type of FU issued
255 system.cpu.iq.ISSUE:FU_type_0::IntAlu 10018 80.12% 80.14% # Type of FU issued
256 system.cpu.iq.ISSUE:FU_type_0::IntMult 0 0.00% 80.14% # Type of FU issued
257 system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 80.14% # Type of FU issued
258 system.cpu.iq.ISSUE:FU_type_0::FloatAdd 0 0.00% 80.14% # Type of FU issued
259 system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 80.14% # Type of FU issued
260 system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 80.14% # Type of FU issued
261 system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 80.14% # Type of FU issued
262 system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 80.14% # Type of FU issued
263 system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 80.14% # Type of FU issued
264 system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 80.14% # Type of FU issued
265 system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 80.14% # Type of FU issued
266 system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 80.14% # Type of FU issued
267 system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 80.14% # Type of FU issued
268 system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 80.14% # Type of FU issued
269 system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 80.14% # Type of FU issued
270 system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 80.14% # Type of FU issued
271 system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 80.14% # Type of FU issued
272 system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 80.14% # Type of FU issued
273 system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 80.14% # Type of FU issued
274 system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 80.14% # Type of FU issued
275 system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 80.14% # Type of FU issued
276 system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 80.14% # Type of FU issued
277 system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 80.14% # Type of FU issued
278 system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 80.14% # Type of FU issued
279 system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 80.14% # Type of FU issued
280 system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 0 0.00% 80.14% # Type of FU issued
281 system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 80.14% # Type of FU issued
282 system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 80.14% # Type of FU issued
283 system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 80.14% # Type of FU issued
284 system.cpu.iq.ISSUE:FU_type_0::MemRead 1360 10.88% 91.02% # Type of FU issued
285 system.cpu.iq.ISSUE:FU_type_0::MemWrite 1123 8.98% 100.00% # Type of FU issued
286 system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
287 system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
288 system.cpu.iq.ISSUE:FU_type_0::total 12504 # Type of FU issued
289 system.cpu.iq.ISSUE:fu_busy_cnt 4 # FU busy when requested
290 system.cpu.iq.ISSUE:fu_busy_rate 0.000320 # FU busy rate (busy events/executed inst)
291 system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
292 system.cpu.iq.ISSUE:fu_full::IntAlu 0 0.00% 0.00% # attempts to use FU when none available
293 system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 0.00% # attempts to use FU when none available
294 system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 0.00% # attempts to use FU when none available
295 system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 0.00% # attempts to use FU when none available
296 system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 0.00% # attempts to use FU when none available
297 system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 0.00% # attempts to use FU when none available
298 system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 0.00% # attempts to use FU when none available
299 system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 0.00% # attempts to use FU when none available
300 system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 0.00% # attempts to use FU when none available
301 system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 0.00% # attempts to use FU when none available
302 system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 0.00% # attempts to use FU when none available
303 system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 0.00% # attempts to use FU when none available
304 system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 0.00% # attempts to use FU when none available
305 system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 0.00% # attempts to use FU when none available
306 system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 0.00% # attempts to use FU when none available
307 system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 0.00% # attempts to use FU when none available
308 system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 0.00% # attempts to use FU when none available
309 system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 0.00% # attempts to use FU when none available
310 system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 0.00% # attempts to use FU when none available
311 system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 0.00% # attempts to use FU when none available
312 system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 0.00% # attempts to use FU when none available
313 system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 0.00% # attempts to use FU when none available
314 system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 0.00% # attempts to use FU when none available
315 system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 0.00% # attempts to use FU when none available
316 system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 0.00% # attempts to use FU when none available
317 system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 0.00% # attempts to use FU when none available
318 system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 0.00% # attempts to use FU when none available
319 system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 0.00% # attempts to use FU when none available
320 system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 0.00% # attempts to use FU when none available
321 system.cpu.iq.ISSUE:fu_full::MemRead 3 75.00% 75.00% # attempts to use FU when none available
322 system.cpu.iq.ISSUE:fu_full::MemWrite 1 25.00% 100.00% # attempts to use FU when none available
323 system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
324 system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
325 system.cpu.iq.ISSUE:issued_per_cycle::samples 15845 # Number of insts issued each cycle
326 system.cpu.iq.ISSUE:issued_per_cycle::mean 0.789145 # Number of insts issued each cycle
327 system.cpu.iq.ISSUE:issued_per_cycle::stdev 0.977935 # Number of insts issued each cycle
328 system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
329 system.cpu.iq.ISSUE:issued_per_cycle::0 8160 51.50% 51.50% # Number of insts issued each cycle
330 system.cpu.iq.ISSUE:issued_per_cycle::1 4079 25.74% 77.24% # Number of insts issued each cycle
331 system.cpu.iq.ISSUE:issued_per_cycle::2 2594 16.37% 93.61% # Number of insts issued each cycle
332 system.cpu.iq.ISSUE:issued_per_cycle::3 834 5.26% 98.88% # Number of insts issued each cycle
333 system.cpu.iq.ISSUE:issued_per_cycle::4 157 0.99% 99.87% # Number of insts issued each cycle
334 system.cpu.iq.ISSUE:issued_per_cycle::5 19 0.12% 99.99% # Number of insts issued each cycle
335 system.cpu.iq.ISSUE:issued_per_cycle::6 2 0.01% 100.00% # Number of insts issued each cycle
336 system.cpu.iq.ISSUE:issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
337 system.cpu.iq.ISSUE:issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
338 system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
339 system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
340 system.cpu.iq.ISSUE:issued_per_cycle::max_value 6 # Number of insts issued each cycle
341 system.cpu.iq.ISSUE:issued_per_cycle::total 15845 # Number of insts issued each cycle
342 system.cpu.iq.ISSUE:rate 0.454146 # Inst issue rate
343 system.cpu.iq.iqInstsAdded 13618 # Number of instructions added to the IQ (excludes non-spec)
344 system.cpu.iq.iqInstsIssued 12504 # Number of instructions issued
345 system.cpu.iq.iqNonSpecInstsAdded 17 # Number of non-speculative instructions added to the IQ
346 system.cpu.iq.iqSquashedInstsExamined 3342 # Number of squashed instructions iterated over during squash; mainly for profiling
347 system.cpu.iq.iqSquashedNonSpecRemoved 4 # Number of squashed non-spec instructions that were removed
348 system.cpu.iq.iqSquashedOperandsExamined 5066 # Number of squashed operands that are examined and possibly removed from graph
349 system.cpu.l2cache.ReadExReq_accesses 78 # number of ReadExReq accesses(hits+misses)
350 system.cpu.l2cache.ReadExReq_avg_miss_latency 34493.589744 # average ReadExReq miss latency
351 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31326.923077 # average ReadExReq mshr miss latency
352 system.cpu.l2cache.ReadExReq_miss_latency 2690500 # number of ReadExReq miss cycles
353 system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
354 system.cpu.l2cache.ReadExReq_misses 78 # number of ReadExReq misses
355 system.cpu.l2cache.ReadExReq_mshr_miss_latency 2443500 # number of ReadExReq MSHR miss cycles
356 system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
357 system.cpu.l2cache.ReadExReq_mshr_misses 78 # number of ReadExReq MSHR misses
358 system.cpu.l2cache.ReadReq_accesses 320 # number of ReadReq accesses(hits+misses)
359 system.cpu.l2cache.ReadReq_avg_miss_latency 34188.679245 # average ReadReq miss latency
360 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31004.716981 # average ReadReq mshr miss latency
361 system.cpu.l2cache.ReadReq_hits 2 # number of ReadReq hits
362 system.cpu.l2cache.ReadReq_miss_latency 10872000 # number of ReadReq miss cycles
363 system.cpu.l2cache.ReadReq_miss_rate 0.993750 # miss rate for ReadReq accesses
364 system.cpu.l2cache.ReadReq_misses 318 # number of ReadReq misses
365 system.cpu.l2cache.ReadReq_mshr_miss_latency 9859500 # number of ReadReq MSHR miss cycles
366 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.993750 # mshr miss rate for ReadReq accesses
367 system.cpu.l2cache.ReadReq_mshr_misses 318 # number of ReadReq MSHR misses
368 system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
369 system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
370 system.cpu.l2cache.avg_refs 0.006309 # Average number of references to valid blocks.
371 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
372 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
373 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
374 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
375 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
376 system.cpu.l2cache.demand_accesses 398 # number of demand (read+write) accesses
377 system.cpu.l2cache.demand_avg_miss_latency 34248.737374 # average overall miss latency
378 system.cpu.l2cache.demand_avg_mshr_miss_latency 31068.181818 # average overall mshr miss latency
379 system.cpu.l2cache.demand_hits 2 # number of demand (read+write) hits
380 system.cpu.l2cache.demand_miss_latency 13562500 # number of demand (read+write) miss cycles
381 system.cpu.l2cache.demand_miss_rate 0.994975 # miss rate for demand accesses
382 system.cpu.l2cache.demand_misses 396 # number of demand (read+write) misses
383 system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
384 system.cpu.l2cache.demand_mshr_miss_latency 12303000 # number of demand (read+write) MSHR miss cycles
385 system.cpu.l2cache.demand_mshr_miss_rate 0.994975 # mshr miss rate for demand accesses
386 system.cpu.l2cache.demand_mshr_misses 396 # number of demand (read+write) MSHR misses
387 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
388 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
389 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
390 system.cpu.l2cache.occ_%::0 0.004816 # Average percentage of cache occupancy
391 system.cpu.l2cache.occ_blocks::0 157.820330 # Average occupied blocks per context
392 system.cpu.l2cache.overall_accesses 398 # number of overall (read+write) accesses
393 system.cpu.l2cache.overall_avg_miss_latency 34248.737374 # average overall miss latency
394 system.cpu.l2cache.overall_avg_mshr_miss_latency 31068.181818 # average overall mshr miss latency
395 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
396 system.cpu.l2cache.overall_hits 2 # number of overall hits
397 system.cpu.l2cache.overall_miss_latency 13562500 # number of overall miss cycles
398 system.cpu.l2cache.overall_miss_rate 0.994975 # miss rate for overall accesses
399 system.cpu.l2cache.overall_misses 396 # number of overall misses
400 system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
401 system.cpu.l2cache.overall_mshr_miss_latency 12303000 # number of overall MSHR miss cycles
402 system.cpu.l2cache.overall_mshr_miss_rate 0.994975 # mshr miss rate for overall accesses
403 system.cpu.l2cache.overall_mshr_misses 396 # number of overall MSHR misses
404 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
405 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
406 system.cpu.l2cache.replacements 0 # number of replacements
407 system.cpu.l2cache.sampled_refs 317 # Sample count of references to valid blocks.
408 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
409 system.cpu.l2cache.tagsinuse 157.820330 # Cycle average of tags in use
410 system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks.
411 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
412 system.cpu.l2cache.writebacks 0 # number of writebacks
413 system.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads.
414 system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores.
415 system.cpu.memDep0.insertedLoads 1535 # Number of loads inserted to the mem dependence unit.
416 system.cpu.memDep0.insertedStores 1238 # Number of stores inserted to the mem dependence unit.
417 system.cpu.numCycles 27533 # number of cpu cycles simulated
418 system.cpu.rename.RENAME:BlockCycles 105 # Number of cycles rename is blocking
419 system.cpu.rename.RENAME:CommittedMaps 9368 # Number of HB maps that are committed
420 system.cpu.rename.RENAME:IQFullEvents 6 # Number of times rename has blocked due to IQ full
421 system.cpu.rename.RENAME:IdleCycles 6603 # Number of cycles rename is idle
422 system.cpu.rename.RENAME:LSQFullEvents 15 # Number of times rename has blocked due to LSQ full
423 system.cpu.rename.RENAME:RenameLookups 38664 # Number of register rename lookups that rename has made
424 system.cpu.rename.RENAME:RenamedInsts 14745 # Number of instructions processed by rename
425 system.cpu.rename.RENAME:RenamedOperands 13787 # Number of destination operands rename has renamed
426 system.cpu.rename.RENAME:RunCycles 8027 # Number of cycles rename is running
427 system.cpu.rename.RENAME:SquashCycles 721 # Number of cycles rename is squashing
428 system.cpu.rename.RENAME:UnblockCycles 108 # Number of cycles rename is unblocking
429 system.cpu.rename.RENAME:UndoneMaps 4419 # Number of HB maps that are undone due to squashing
430 system.cpu.rename.RENAME:serializeStallCycles 281 # count of cycles rename stalled for serializing inst
431 system.cpu.rename.RENAME:serializingInsts 20 # count of serializing insts renamed
432 system.cpu.rename.RENAME:skidInsts 169 # count of insts added to the skid buffer
433 system.cpu.rename.RENAME:tempSerializingInsts 17 # count of temporary serializing insts renamed
434 system.cpu.timesIdled 208 # Number of times that the entire CPU went into an idle state and unscheduled itself
435 system.cpu.workload.PROG:num_syscalls 11 # Number of system calls
437 ---------- End Simulation Statistics ----------
projects / gem5.git / blob