2 ---------- Begin Simulation Statistics ----------
3 host_inst_rate 1917155 # Simulator instruction rate (inst/s)
4 host_mem_usage 322176 # Number of bytes of host memory used
5 host_seconds 29.28 # Real time elapsed on the host
6 host_tick_rate 65417896896 # Simulator tick rate (ticks/s)
7 sim_freq 1000000000000 # Frequency of simulated ticks
8 sim_insts 56137087 # Number of instructions simulated
9 sim_seconds 1.915549 # Number of seconds simulated
10 sim_ticks 1915548867000 # Number of ticks simulated
11 system.cpu.dcache.LoadLockedReq_accesses::0 200226 # number of LoadLockedReq accesses(hits+misses)
12 system.cpu.dcache.LoadLockedReq_accesses::total 200226 # number of LoadLockedReq accesses(hits+misses)
13 system.cpu.dcache.LoadLockedReq_avg_miss_latency::0 14300.331376 # average LoadLockedReq miss latency
14 system.cpu.dcache.LoadLockedReq_avg_miss_latency::1 inf # average LoadLockedReq miss latency
15 system.cpu.dcache.LoadLockedReq_avg_miss_latency::total inf # average LoadLockedReq miss latency
16 system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency 11300.331376 # average LoadLockedReq mshr miss latency
17 system.cpu.dcache.LoadLockedReq_hits::0 183025 # number of LoadLockedReq hits
18 system.cpu.dcache.LoadLockedReq_hits::total 183025 # number of LoadLockedReq hits
19 system.cpu.dcache.LoadLockedReq_miss_latency 245980000 # number of LoadLockedReq miss cycles
20 system.cpu.dcache.LoadLockedReq_miss_rate::0 0.085908 # miss rate for LoadLockedReq accesses
21 system.cpu.dcache.LoadLockedReq_misses::0 17201 # number of LoadLockedReq misses
22 system.cpu.dcache.LoadLockedReq_misses::total 17201 # number of LoadLockedReq misses
23 system.cpu.dcache.LoadLockedReq_mshr_miss_latency 194377000 # number of LoadLockedReq MSHR miss cycles
24 system.cpu.dcache.LoadLockedReq_mshr_miss_rate::0 0.085908 # mshr miss rate for LoadLockedReq accesses
25 system.cpu.dcache.LoadLockedReq_mshr_miss_rate::1 inf # mshr miss rate for LoadLockedReq accesses
26 system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total inf # mshr miss rate for LoadLockedReq accesses
27 system.cpu.dcache.LoadLockedReq_mshr_misses 17201 # number of LoadLockedReq MSHR misses
28 system.cpu.dcache.ReadReq_accesses::0 8876646 # number of ReadReq accesses(hits+misses)
29 system.cpu.dcache.ReadReq_accesses::total 8876646 # number of ReadReq accesses(hits+misses)
30 system.cpu.dcache.ReadReq_avg_miss_latency::0 25368.690313 # average ReadReq miss latency
31 system.cpu.dcache.ReadReq_avg_miss_latency::1 inf # average ReadReq miss latency
32 system.cpu.dcache.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency
33 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22368.647754 # average ReadReq mshr miss latency
34 system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
35 system.cpu.dcache.ReadReq_hits::0 7807536 # number of ReadReq hits
36 system.cpu.dcache.ReadReq_hits::total 7807536 # number of ReadReq hits
37 system.cpu.dcache.ReadReq_miss_latency 27121920500 # number of ReadReq miss cycles
38 system.cpu.dcache.ReadReq_miss_rate::0 0.120441 # miss rate for ReadReq accesses
39 system.cpu.dcache.ReadReq_misses::0 1069110 # number of ReadReq misses
40 system.cpu.dcache.ReadReq_misses::total 1069110 # number of ReadReq misses
41 system.cpu.dcache.ReadReq_mshr_miss_latency 23914545000 # number of ReadReq MSHR miss cycles
42 system.cpu.dcache.ReadReq_mshr_miss_rate::0 0.120441 # mshr miss rate for ReadReq accesses
43 system.cpu.dcache.ReadReq_mshr_miss_rate::1 inf # mshr miss rate for ReadReq accesses
44 system.cpu.dcache.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses
45 system.cpu.dcache.ReadReq_mshr_misses 1069110 # number of ReadReq MSHR misses
46 system.cpu.dcache.ReadReq_mshr_uncacheable_latency 862763000 # number of ReadReq MSHR uncacheable cycles
47 system.cpu.dcache.StoreCondReq_accesses::0 199203 # number of StoreCondReq accesses(hits+misses)
48 system.cpu.dcache.StoreCondReq_accesses::total 199203 # number of StoreCondReq accesses(hits+misses)
49 system.cpu.dcache.StoreCondReq_hits::0 199203 # number of StoreCondReq hits
50 system.cpu.dcache.StoreCondReq_hits::total 199203 # number of StoreCondReq hits
51 system.cpu.dcache.WriteReq_accesses::0 6152889 # number of WriteReq accesses(hits+misses)
52 system.cpu.dcache.WriteReq_accesses::total 6152889 # number of WriteReq accesses(hits+misses)
53 system.cpu.dcache.WriteReq_avg_miss_latency::0 30323.439631 # average WriteReq miss latency
54 system.cpu.dcache.WriteReq_avg_miss_latency::1 inf # average WriteReq miss latency
55 system.cpu.dcache.WriteReq_avg_miss_latency::total inf # average WriteReq miss latency
56 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 27323.439631 # average WriteReq mshr miss latency
57 system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
58 system.cpu.dcache.WriteReq_hits::0 5848554 # number of WriteReq hits
59 system.cpu.dcache.WriteReq_hits::total 5848554 # number of WriteReq hits
60 system.cpu.dcache.WriteReq_miss_latency 9228484000 # number of WriteReq miss cycles
61 system.cpu.dcache.WriteReq_miss_rate::0 0.049462 # miss rate for WriteReq accesses
62 system.cpu.dcache.WriteReq_misses::0 304335 # number of WriteReq misses
63 system.cpu.dcache.WriteReq_misses::total 304335 # number of WriteReq misses
64 system.cpu.dcache.WriteReq_mshr_miss_latency 8315479000 # number of WriteReq MSHR miss cycles
65 system.cpu.dcache.WriteReq_mshr_miss_rate::0 0.049462 # mshr miss rate for WriteReq accesses
66 system.cpu.dcache.WriteReq_mshr_miss_rate::1 inf # mshr miss rate for WriteReq accesses
67 system.cpu.dcache.WriteReq_mshr_miss_rate::total inf # mshr miss rate for WriteReq accesses
68 system.cpu.dcache.WriteReq_mshr_misses 304335 # number of WriteReq MSHR misses
69 system.cpu.dcache.WriteReq_mshr_uncacheable_latency 1199607500 # number of WriteReq MSHR uncacheable cycles
70 system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
71 system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
72 system.cpu.dcache.avg_refs 10.094968 # Average number of references to valid blocks.
73 system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
74 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
75 system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
76 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
77 system.cpu.dcache.cache_copies 0 # number of cache copies performed
78 system.cpu.dcache.demand_accesses::0 15029535 # number of demand (read+write) accesses
79 system.cpu.dcache.demand_accesses::1 0 # number of demand (read+write) accesses
80 system.cpu.dcache.demand_accesses::total 15029535 # number of demand (read+write) accesses
81 system.cpu.dcache.demand_avg_miss_latency::0 26466.589124 # average overall miss latency
82 system.cpu.dcache.demand_avg_miss_latency::1 inf # average overall miss latency
83 system.cpu.dcache.demand_avg_miss_latency::total inf # average overall miss latency
84 system.cpu.dcache.demand_avg_mshr_miss_latency 23466.555996 # average overall mshr miss latency
85 system.cpu.dcache.demand_hits::0 13656090 # number of demand (read+write) hits
86 system.cpu.dcache.demand_hits::1 0 # number of demand (read+write) hits
87 system.cpu.dcache.demand_hits::total 13656090 # number of demand (read+write) hits
88 system.cpu.dcache.demand_miss_latency 36350404500 # number of demand (read+write) miss cycles
89 system.cpu.dcache.demand_miss_rate::0 0.091383 # miss rate for demand accesses
90 system.cpu.dcache.demand_miss_rate::1 no_value # miss rate for demand accesses
91 system.cpu.dcache.demand_miss_rate::total no_value # miss rate for demand accesses
92 system.cpu.dcache.demand_misses::0 1373445 # number of demand (read+write) misses
93 system.cpu.dcache.demand_misses::1 0 # number of demand (read+write) misses
94 system.cpu.dcache.demand_misses::total 1373445 # number of demand (read+write) misses
95 system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
96 system.cpu.dcache.demand_mshr_miss_latency 32230024000 # number of demand (read+write) MSHR miss cycles
97 system.cpu.dcache.demand_mshr_miss_rate::0 0.091383 # mshr miss rate for demand accesses
98 system.cpu.dcache.demand_mshr_miss_rate::1 inf # mshr miss rate for demand accesses
99 system.cpu.dcache.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses
100 system.cpu.dcache.demand_mshr_misses 1373445 # number of demand (read+write) MSHR misses
101 system.cpu.dcache.fast_writes 0 # number of fast writes performed
102 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
103 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
104 system.cpu.dcache.occ_%::0 0.999969 # Average percentage of cache occupancy
105 system.cpu.dcache.occ_blocks::0 511.984023 # Average occupied blocks per context
106 system.cpu.dcache.overall_accesses::0 15029535 # number of overall (read+write) accesses
107 system.cpu.dcache.overall_accesses::1 0 # number of overall (read+write) accesses
108 system.cpu.dcache.overall_accesses::total 15029535 # number of overall (read+write) accesses
109 system.cpu.dcache.overall_avg_miss_latency::0 26466.589124 # average overall miss latency
110 system.cpu.dcache.overall_avg_miss_latency::1 inf # average overall miss latency
111 system.cpu.dcache.overall_avg_miss_latency::total inf # average overall miss latency
112 system.cpu.dcache.overall_avg_mshr_miss_latency 23466.555996 # average overall mshr miss latency
113 system.cpu.dcache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
114 system.cpu.dcache.overall_hits::0 13656090 # number of overall hits
115 system.cpu.dcache.overall_hits::1 0 # number of overall hits
116 system.cpu.dcache.overall_hits::total 13656090 # number of overall hits
117 system.cpu.dcache.overall_miss_latency 36350404500 # number of overall miss cycles
118 system.cpu.dcache.overall_miss_rate::0 0.091383 # miss rate for overall accesses
119 system.cpu.dcache.overall_miss_rate::1 no_value # miss rate for overall accesses
120 system.cpu.dcache.overall_miss_rate::total no_value # miss rate for overall accesses
121 system.cpu.dcache.overall_misses::0 1373445 # number of overall misses
122 system.cpu.dcache.overall_misses::1 0 # number of overall misses
123 system.cpu.dcache.overall_misses::total 1373445 # number of overall misses
124 system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
125 system.cpu.dcache.overall_mshr_miss_latency 32230024000 # number of overall MSHR miss cycles
126 system.cpu.dcache.overall_mshr_miss_rate::0 0.091383 # mshr miss rate for overall accesses
127 system.cpu.dcache.overall_mshr_miss_rate::1 inf # mshr miss rate for overall accesses
128 system.cpu.dcache.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses
129 system.cpu.dcache.overall_mshr_misses 1373445 # number of overall MSHR misses
130 system.cpu.dcache.overall_mshr_uncacheable_latency 2062370500 # number of overall MSHR uncacheable cycles
131 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
132 system.cpu.dcache.replacements 1390115 # number of replacements
133 system.cpu.dcache.sampled_refs 1390627 # Sample count of references to valid blocks.
134 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
135 system.cpu.dcache.tagsinuse 511.984023 # Cycle average of tags in use
136 system.cpu.dcache.total_refs 14038335 # Total number of references to valid blocks.
137 system.cpu.dcache.warmup_cycle 84029000 # Cycle when the warmup percentage was hit.
138 system.cpu.dcache.writebacks 826586 # number of writebacks
139 system.cpu.dtb.data_accesses 1020746 # DTB accesses
140 system.cpu.dtb.data_acv 367 # DTB access violations
141 system.cpu.dtb.data_hits 15409957 # DTB hits
142 system.cpu.dtb.data_misses 11452 # DTB misses
143 system.cpu.dtb.fetch_accesses 0 # ITB accesses
144 system.cpu.dtb.fetch_acv 0 # ITB acv
145 system.cpu.dtb.fetch_hits 0 # ITB hits
146 system.cpu.dtb.fetch_misses 0 # ITB misses
147 system.cpu.dtb.read_accesses 728817 # DTB read accesses
148 system.cpu.dtb.read_acv 210 # DTB read access violations
149 system.cpu.dtb.read_hits 9057511 # DTB read hits
150 system.cpu.dtb.read_misses 10312 # DTB read misses
151 system.cpu.dtb.write_accesses 291929 # DTB write accesses
152 system.cpu.dtb.write_acv 157 # DTB write access violations
153 system.cpu.dtb.write_hits 6352446 # DTB write hits
154 system.cpu.dtb.write_misses 1140 # DTB write misses
155 system.cpu.icache.ReadReq_accesses::0 56148907 # number of ReadReq accesses(hits+misses)
156 system.cpu.icache.ReadReq_accesses::total 56148907 # number of ReadReq accesses(hits+misses)
157 system.cpu.icache.ReadReq_avg_miss_latency::0 14667.218001 # average ReadReq miss latency
158 system.cpu.icache.ReadReq_avg_miss_latency::1 inf # average ReadReq miss latency
159 system.cpu.icache.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency
160 system.cpu.icache.ReadReq_avg_mshr_miss_latency 11666.482290 # average ReadReq mshr miss latency
161 system.cpu.icache.ReadReq_hits::0 55220553 # number of ReadReq hits
162 system.cpu.icache.ReadReq_hits::total 55220553 # number of ReadReq hits
163 system.cpu.icache.ReadReq_miss_latency 13616370500 # number of ReadReq miss cycles
164 system.cpu.icache.ReadReq_miss_rate::0 0.016534 # miss rate for ReadReq accesses
165 system.cpu.icache.ReadReq_misses::0 928354 # number of ReadReq misses
166 system.cpu.icache.ReadReq_misses::total 928354 # number of ReadReq misses
167 system.cpu.icache.ReadReq_mshr_miss_latency 10830625500 # number of ReadReq MSHR miss cycles
168 system.cpu.icache.ReadReq_mshr_miss_rate::0 0.016534 # mshr miss rate for ReadReq accesses
169 system.cpu.icache.ReadReq_mshr_miss_rate::1 inf # mshr miss rate for ReadReq accesses
170 system.cpu.icache.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses
171 system.cpu.icache.ReadReq_mshr_misses 928354 # number of ReadReq MSHR misses
172 system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
173 system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
174 system.cpu.icache.avg_refs 59.492469 # Average number of references to valid blocks.
175 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
176 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
177 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
178 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
179 system.cpu.icache.cache_copies 0 # number of cache copies performed
180 system.cpu.icache.demand_accesses::0 56148907 # number of demand (read+write) accesses
181 system.cpu.icache.demand_accesses::1 0 # number of demand (read+write) accesses
182 system.cpu.icache.demand_accesses::total 56148907 # number of demand (read+write) accesses
183 system.cpu.icache.demand_avg_miss_latency::0 14667.218001 # average overall miss latency
184 system.cpu.icache.demand_avg_miss_latency::1 inf # average overall miss latency
185 system.cpu.icache.demand_avg_miss_latency::total inf # average overall miss latency
186 system.cpu.icache.demand_avg_mshr_miss_latency 11666.482290 # average overall mshr miss latency
187 system.cpu.icache.demand_hits::0 55220553 # number of demand (read+write) hits
188 system.cpu.icache.demand_hits::1 0 # number of demand (read+write) hits
189 system.cpu.icache.demand_hits::total 55220553 # number of demand (read+write) hits
190 system.cpu.icache.demand_miss_latency 13616370500 # number of demand (read+write) miss cycles
191 system.cpu.icache.demand_miss_rate::0 0.016534 # miss rate for demand accesses
192 system.cpu.icache.demand_miss_rate::1 no_value # miss rate for demand accesses
193 system.cpu.icache.demand_miss_rate::total no_value # miss rate for demand accesses
194 system.cpu.icache.demand_misses::0 928354 # number of demand (read+write) misses
195 system.cpu.icache.demand_misses::1 0 # number of demand (read+write) misses
196 system.cpu.icache.demand_misses::total 928354 # number of demand (read+write) misses
197 system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
198 system.cpu.icache.demand_mshr_miss_latency 10830625500 # number of demand (read+write) MSHR miss cycles
199 system.cpu.icache.demand_mshr_miss_rate::0 0.016534 # mshr miss rate for demand accesses
200 system.cpu.icache.demand_mshr_miss_rate::1 inf # mshr miss rate for demand accesses
201 system.cpu.icache.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses
202 system.cpu.icache.demand_mshr_misses 928354 # number of demand (read+write) MSHR misses
203 system.cpu.icache.fast_writes 0 # number of fast writes performed
204 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
205 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
206 system.cpu.icache.occ_%::0 0.993597 # Average percentage of cache occupancy
207 system.cpu.icache.occ_blocks::0 508.721464 # Average occupied blocks per context
208 system.cpu.icache.overall_accesses::0 56148907 # number of overall (read+write) accesses
209 system.cpu.icache.overall_accesses::1 0 # number of overall (read+write) accesses
210 system.cpu.icache.overall_accesses::total 56148907 # number of overall (read+write) accesses
211 system.cpu.icache.overall_avg_miss_latency::0 14667.218001 # average overall miss latency
212 system.cpu.icache.overall_avg_miss_latency::1 inf # average overall miss latency
213 system.cpu.icache.overall_avg_miss_latency::total inf # average overall miss latency
214 system.cpu.icache.overall_avg_mshr_miss_latency 11666.482290 # average overall mshr miss latency
215 system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
216 system.cpu.icache.overall_hits::0 55220553 # number of overall hits
217 system.cpu.icache.overall_hits::1 0 # number of overall hits
218 system.cpu.icache.overall_hits::total 55220553 # number of overall hits
219 system.cpu.icache.overall_miss_latency 13616370500 # number of overall miss cycles
220 system.cpu.icache.overall_miss_rate::0 0.016534 # miss rate for overall accesses
221 system.cpu.icache.overall_miss_rate::1 no_value # miss rate for overall accesses
222 system.cpu.icache.overall_miss_rate::total no_value # miss rate for overall accesses
223 system.cpu.icache.overall_misses::0 928354 # number of overall misses
224 system.cpu.icache.overall_misses::1 0 # number of overall misses
225 system.cpu.icache.overall_misses::total 928354 # number of overall misses
226 system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
227 system.cpu.icache.overall_mshr_miss_latency 10830625500 # number of overall MSHR miss cycles
228 system.cpu.icache.overall_mshr_miss_rate::0 0.016534 # mshr miss rate for overall accesses
229 system.cpu.icache.overall_mshr_miss_rate::1 inf # mshr miss rate for overall accesses
230 system.cpu.icache.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses
231 system.cpu.icache.overall_mshr_misses 928354 # number of overall MSHR misses
232 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
233 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
234 system.cpu.icache.replacements 927683 # number of replacements
235 system.cpu.icache.sampled_refs 928194 # Sample count of references to valid blocks.
236 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
237 system.cpu.icache.tagsinuse 508.721464 # Cycle average of tags in use
238 system.cpu.icache.total_refs 55220553 # Total number of references to valid blocks.
239 system.cpu.icache.warmup_cycle 36307428000 # Cycle when the warmup percentage was hit.
240 system.cpu.icache.writebacks 85 # number of writebacks
241 system.cpu.idle_fraction 0.936531 # Percentage of idle cycles
242 system.cpu.itb.data_accesses 0 # DTB accesses
243 system.cpu.itb.data_acv 0 # DTB access violations
244 system.cpu.itb.data_hits 0 # DTB hits
245 system.cpu.itb.data_misses 0 # DTB misses
246 system.cpu.itb.fetch_accesses 4978517 # ITB accesses
247 system.cpu.itb.fetch_acv 184 # ITB acv
248 system.cpu.itb.fetch_hits 4973520 # ITB hits
249 system.cpu.itb.fetch_misses 4997 # ITB misses
250 system.cpu.itb.read_accesses 0 # DTB read accesses
251 system.cpu.itb.read_acv 0 # DTB read access violations
252 system.cpu.itb.read_hits 0 # DTB read hits
253 system.cpu.itb.read_misses 0 # DTB read misses
254 system.cpu.itb.write_accesses 0 # DTB write accesses
255 system.cpu.itb.write_acv 0 # DTB write access violations
256 system.cpu.itb.write_hits 0 # DTB write hits
257 system.cpu.itb.write_misses 0 # DTB write misses
258 system.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
259 system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed
260 system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed
261 system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed
262 system.cpu.kern.callpal::swpctx 4173 2.16% 2.17% # number of callpals executed
263 system.cpu.kern.callpal::tbi 54 0.03% 2.19% # number of callpals executed
264 system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed
265 system.cpu.kern.callpal::swpipl 175927 91.22% 93.41% # number of callpals executed
266 system.cpu.kern.callpal::rdps 6832 3.54% 96.96% # number of callpals executed
267 system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed
268 system.cpu.kern.callpal::wrusp 7 0.00% 96.96% # number of callpals executed
269 system.cpu.kern.callpal::rdusp 9 0.00% 96.96% # number of callpals executed
270 system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed
271 system.cpu.kern.callpal::rti 5156 2.67% 99.64% # number of callpals executed
272 system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed
273 system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed
274 system.cpu.kern.callpal::total 192868 # number of callpals executed
275 system.cpu.kern.inst.arm 0 # number of arm instructions executed
276 system.cpu.kern.inst.hwrei 211932 # number of hwrei instructions executed
277 system.cpu.kern.inst.quiesce 6379 # number of quiesce instructions executed
278 system.cpu.kern.ipl_count::0 74887 40.89% 40.89% # number of times we switched to this ipl
279 system.cpu.kern.ipl_count::21 131 0.07% 40.96% # number of times we switched to this ipl
280 system.cpu.kern.ipl_count::22 1931 1.05% 42.02% # number of times we switched to this ipl
281 system.cpu.kern.ipl_count::31 106197 57.98% 100.00% # number of times we switched to this ipl
282 system.cpu.kern.ipl_count::total 183146 # number of times we switched to this ipl
283 system.cpu.kern.ipl_good::0 73520 49.31% 49.31% # number of times we switched to this ipl from a different ipl
284 system.cpu.kern.ipl_good::21 131 0.09% 49.40% # number of times we switched to this ipl from a different ipl
285 system.cpu.kern.ipl_good::22 1931 1.30% 50.69% # number of times we switched to this ipl from a different ipl
286 system.cpu.kern.ipl_good::31 73520 49.31% 100.00% # number of times we switched to this ipl from a different ipl
287 system.cpu.kern.ipl_good::total 149102 # number of times we switched to this ipl from a different ipl
288 system.cpu.kern.ipl_ticks::0 1857816228500 96.99% 96.99% # number of cycles we spent at this ipl
289 system.cpu.kern.ipl_ticks::21 79988500 0.00% 96.99% # number of cycles we spent at this ipl
290 system.cpu.kern.ipl_ticks::22 554693000 0.03% 97.02% # number of cycles we spent at this ipl
291 system.cpu.kern.ipl_ticks::31 57097199000 2.98% 100.00% # number of cycles we spent at this ipl
292 system.cpu.kern.ipl_ticks::total 1915548109000 # number of cycles we spent at this ipl
293 system.cpu.kern.ipl_used::0 0.981746 # fraction of swpipl calls that actually changed the ipl
294 system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
295 system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
296 system.cpu.kern.ipl_used::31 0.692298 # fraction of swpipl calls that actually changed the ipl
297 system.cpu.kern.mode_good::kernel 1906
298 system.cpu.kern.mode_good::user 1738
299 system.cpu.kern.mode_good::idle 168
300 system.cpu.kern.mode_switch::kernel 5903 # number of protection mode switches
301 system.cpu.kern.mode_switch::user 1738 # number of protection mode switches
302 system.cpu.kern.mode_switch::idle 2092 # number of protection mode switches
303 system.cpu.kern.mode_switch_good::kernel 0.322887 # fraction of useful protection mode switches
304 system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
305 system.cpu.kern.mode_switch_good::idle 0.080306 # fraction of useful protection mode switches
306 system.cpu.kern.mode_switch_good::total 1.403193 # fraction of useful protection mode switches
307 system.cpu.kern.mode_ticks::kernel 45253274000 2.36% 2.36% # number of ticks spent at the given mode
308 system.cpu.kern.mode_ticks::user 5124228000 0.27% 2.63% # number of ticks spent at the given mode
309 system.cpu.kern.mode_ticks::idle 1865170605000 97.37% 100.00% # number of ticks spent at the given mode
310 system.cpu.kern.swap_context 4174 # number of times the context was actually changed
311 system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed
312 system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed
313 system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed
314 system.cpu.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed
315 system.cpu.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed
316 system.cpu.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed
317 system.cpu.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed
318 system.cpu.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed
319 system.cpu.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed
320 system.cpu.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed
321 system.cpu.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed
322 system.cpu.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed
323 system.cpu.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed
324 system.cpu.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed
325 system.cpu.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed
326 system.cpu.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed
327 system.cpu.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed
328 system.cpu.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed
329 system.cpu.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed
330 system.cpu.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed
331 system.cpu.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed
332 system.cpu.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed
333 system.cpu.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed
334 system.cpu.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed
335 system.cpu.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed
336 system.cpu.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed
337 system.cpu.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed
338 system.cpu.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed
339 system.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed
340 system.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed
341 system.cpu.kern.syscall::total 326 # number of syscalls executed
342 system.cpu.not_idle_fraction 0.063469 # Percentage of non-idle cycles
343 system.cpu.numCycles 3831097734 # number of cpu cycles simulated
344 system.cpu.num_insts 56137087 # Number of instructions executed
345 system.cpu.num_refs 15462519 # Number of memory references
346 system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
347 system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
348 system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
349 system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
350 system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
351 system.disk0.dma_write_txs 395 # Number of DMA write transactions.
352 system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
353 system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
354 system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
355 system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
356 system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
357 system.disk2.dma_write_txs 1 # Number of DMA write transactions.
358 system.iocache.ReadReq_accesses::1 173 # number of ReadReq accesses(hits+misses)
359 system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses)
360 system.iocache.ReadReq_avg_miss_latency::0 inf # average ReadReq miss latency
361 system.iocache.ReadReq_avg_miss_latency::1 115265.884393 # average ReadReq miss latency
362 system.iocache.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency
363 system.iocache.ReadReq_avg_mshr_miss_latency 63265.884393 # average ReadReq mshr miss latency
364 system.iocache.ReadReq_miss_latency 19940998 # number of ReadReq miss cycles
365 system.iocache.ReadReq_miss_rate::1 1 # miss rate for ReadReq accesses
366 system.iocache.ReadReq_misses::1 173 # number of ReadReq misses
367 system.iocache.ReadReq_misses::total 173 # number of ReadReq misses
368 system.iocache.ReadReq_mshr_miss_latency 10944998 # number of ReadReq MSHR miss cycles
369 system.iocache.ReadReq_mshr_miss_rate::0 inf # mshr miss rate for ReadReq accesses
370 system.iocache.ReadReq_mshr_miss_rate::1 1 # mshr miss rate for ReadReq accesses
371 system.iocache.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses
372 system.iocache.ReadReq_mshr_misses 173 # number of ReadReq MSHR misses
373 system.iocache.WriteReq_accesses::1 41552 # number of WriteReq accesses(hits+misses)
374 system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses)
375 system.iocache.WriteReq_avg_miss_latency::0 inf # average WriteReq miss latency
376 system.iocache.WriteReq_avg_miss_latency::1 137714.208847 # average WriteReq miss latency
377 system.iocache.WriteReq_avg_miss_latency::total inf # average WriteReq miss latency
378 system.iocache.WriteReq_avg_mshr_miss_latency 85710.627407 # average WriteReq mshr miss latency
379 system.iocache.WriteReq_miss_latency 5722300806 # number of WriteReq miss cycles
380 system.iocache.WriteReq_miss_rate::1 1 # miss rate for WriteReq accesses
381 system.iocache.WriteReq_misses::1 41552 # number of WriteReq misses
382 system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses
383 system.iocache.WriteReq_mshr_miss_latency 3561447990 # number of WriteReq MSHR miss cycles
384 system.iocache.WriteReq_mshr_miss_rate::0 inf # mshr miss rate for WriteReq accesses
385 system.iocache.WriteReq_mshr_miss_rate::1 1 # mshr miss rate for WriteReq accesses
386 system.iocache.WriteReq_mshr_miss_rate::total inf # mshr miss rate for WriteReq accesses
387 system.iocache.WriteReq_mshr_misses 41552 # number of WriteReq MSHR misses
388 system.iocache.avg_blocked_cycles::no_mshrs 6166.863307 # average number of cycles each access was blocked
389 system.iocache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
390 system.iocache.avg_refs 0 # Average number of references to valid blocks.
391 system.iocache.blocked::no_mshrs 10476 # number of cycles access was blocked
392 system.iocache.blocked::no_targets 0 # number of cycles access was blocked
393 system.iocache.blocked_cycles::no_mshrs 64604060 # number of cycles access was blocked
394 system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
395 system.iocache.cache_copies 0 # number of cache copies performed
396 system.iocache.demand_accesses::0 0 # number of demand (read+write) accesses
397 system.iocache.demand_accesses::1 41725 # number of demand (read+write) accesses
398 system.iocache.demand_accesses::total 41725 # number of demand (read+write) accesses
399 system.iocache.demand_avg_miss_latency::0 inf # average overall miss latency
400 system.iocache.demand_avg_miss_latency::1 137621.133709 # average overall miss latency
401 system.iocache.demand_avg_miss_latency::total inf # average overall miss latency
402 system.iocache.demand_avg_mshr_miss_latency 85617.567118 # average overall mshr miss latency
403 system.iocache.demand_hits::0 0 # number of demand (read+write) hits
404 system.iocache.demand_hits::1 0 # number of demand (read+write) hits
405 system.iocache.demand_hits::total 0 # number of demand (read+write) hits
406 system.iocache.demand_miss_latency 5742241804 # number of demand (read+write) miss cycles
407 system.iocache.demand_miss_rate::0 no_value # miss rate for demand accesses
408 system.iocache.demand_miss_rate::1 1 # miss rate for demand accesses
409 system.iocache.demand_miss_rate::total no_value # miss rate for demand accesses
410 system.iocache.demand_misses::0 0 # number of demand (read+write) misses
411 system.iocache.demand_misses::1 41725 # number of demand (read+write) misses
412 system.iocache.demand_misses::total 41725 # number of demand (read+write) misses
413 system.iocache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
414 system.iocache.demand_mshr_miss_latency 3572392988 # number of demand (read+write) MSHR miss cycles
415 system.iocache.demand_mshr_miss_rate::0 inf # mshr miss rate for demand accesses
416 system.iocache.demand_mshr_miss_rate::1 1 # mshr miss rate for demand accesses
417 system.iocache.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses
418 system.iocache.demand_mshr_misses 41725 # number of demand (read+write) MSHR misses
419 system.iocache.fast_writes 0 # number of fast writes performed
420 system.iocache.mshr_cap_events 0 # number of times MSHR cap was activated
421 system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
422 system.iocache.occ_%::1 0.083770 # Average percentage of cache occupancy
423 system.iocache.occ_blocks::1 1.340325 # Average occupied blocks per context
424 system.iocache.overall_accesses::0 0 # number of overall (read+write) accesses
425 system.iocache.overall_accesses::1 41725 # number of overall (read+write) accesses
426 system.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses
427 system.iocache.overall_avg_miss_latency::0 inf # average overall miss latency
428 system.iocache.overall_avg_miss_latency::1 137621.133709 # average overall miss latency
429 system.iocache.overall_avg_miss_latency::total inf # average overall miss latency
430 system.iocache.overall_avg_mshr_miss_latency 85617.567118 # average overall mshr miss latency
431 system.iocache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
432 system.iocache.overall_hits::0 0 # number of overall hits
433 system.iocache.overall_hits::1 0 # number of overall hits
434 system.iocache.overall_hits::total 0 # number of overall hits
435 system.iocache.overall_miss_latency 5742241804 # number of overall miss cycles
436 system.iocache.overall_miss_rate::0 no_value # miss rate for overall accesses
437 system.iocache.overall_miss_rate::1 1 # miss rate for overall accesses
438 system.iocache.overall_miss_rate::total no_value # miss rate for overall accesses
439 system.iocache.overall_misses::0 0 # number of overall misses
440 system.iocache.overall_misses::1 41725 # number of overall misses
441 system.iocache.overall_misses::total 41725 # number of overall misses
442 system.iocache.overall_mshr_hits 0 # number of overall MSHR hits
443 system.iocache.overall_mshr_miss_latency 3572392988 # number of overall MSHR miss cycles
444 system.iocache.overall_mshr_miss_rate::0 inf # mshr miss rate for overall accesses
445 system.iocache.overall_mshr_miss_rate::1 1 # mshr miss rate for overall accesses
446 system.iocache.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses
447 system.iocache.overall_mshr_misses 41725 # number of overall MSHR misses
448 system.iocache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
449 system.iocache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
450 system.iocache.replacements 41685 # number of replacements
451 system.iocache.sampled_refs 41701 # Sample count of references to valid blocks.
452 system.iocache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
453 system.iocache.tagsinuse 1.340325 # Cycle average of tags in use
454 system.iocache.total_refs 0 # Total number of references to valid blocks.
455 system.iocache.warmup_cycle 1750545944000 # Cycle when the warmup percentage was hit.
456 system.iocache.writebacks 41512 # number of writebacks
457 system.l2c.ReadExReq_accesses::0 304172 # number of ReadExReq accesses(hits+misses)
458 system.l2c.ReadExReq_accesses::total 304172 # number of ReadExReq accesses(hits+misses)
459 system.l2c.ReadExReq_avg_miss_latency::0 52003.930884 # average ReadExReq miss latency
460 system.l2c.ReadExReq_avg_miss_latency::1 inf # average ReadExReq miss latency
461 system.l2c.ReadExReq_avg_miss_latency::total inf # average ReadExReq miss latency
462 system.l2c.ReadExReq_avg_mshr_miss_latency 40003.930884 # average ReadExReq mshr miss latency
463 system.l2c.ReadExReq_hits::0 185878 # number of ReadExReq hits
464 system.l2c.ReadExReq_hits::total 185878 # number of ReadExReq hits
465 system.l2c.ReadExReq_miss_latency 6151753000 # number of ReadExReq miss cycles
466 system.l2c.ReadExReq_miss_rate::0 0.388905 # miss rate for ReadExReq accesses
467 system.l2c.ReadExReq_misses::0 118294 # number of ReadExReq misses
468 system.l2c.ReadExReq_misses::total 118294 # number of ReadExReq misses
469 system.l2c.ReadExReq_mshr_miss_latency 4732225000 # number of ReadExReq MSHR miss cycles
470 system.l2c.ReadExReq_mshr_miss_rate::0 0.388905 # mshr miss rate for ReadExReq accesses
471 system.l2c.ReadExReq_mshr_miss_rate::1 inf # mshr miss rate for ReadExReq accesses
472 system.l2c.ReadExReq_mshr_miss_rate::total inf # mshr miss rate for ReadExReq accesses
473 system.l2c.ReadExReq_mshr_misses 118294 # number of ReadExReq MSHR misses
474 system.l2c.ReadReq_accesses::0 2014599 # number of ReadReq accesses(hits+misses)
475 system.l2c.ReadReq_accesses::total 2014599 # number of ReadReq accesses(hits+misses)
476 system.l2c.ReadReq_avg_miss_latency::0 52016.540189 # average ReadReq miss latency
477 system.l2c.ReadReq_avg_miss_latency::1 inf # average ReadReq miss latency
478 system.l2c.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency
479 system.l2c.ReadReq_avg_mshr_miss_latency 40016.522105 # average ReadReq mshr miss latency
480 system.l2c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
481 system.l2c.ReadReq_hits::0 1710461 # number of ReadReq hits
482 system.l2c.ReadReq_hits::total 1710461 # number of ReadReq hits
483 system.l2c.ReadReq_miss_latency 15820206500 # number of ReadReq miss cycles
484 system.l2c.ReadReq_miss_rate::0 0.150967 # miss rate for ReadReq accesses
485 system.l2c.ReadReq_misses::0 304138 # number of ReadReq misses
486 system.l2c.ReadReq_misses::total 304138 # number of ReadReq misses
487 system.l2c.ReadReq_mshr_miss_latency 12170545000 # number of ReadReq MSHR miss cycles
488 system.l2c.ReadReq_mshr_miss_rate::0 0.150967 # mshr miss rate for ReadReq accesses
489 system.l2c.ReadReq_mshr_miss_rate::1 inf # mshr miss rate for ReadReq accesses
490 system.l2c.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses
491 system.l2c.ReadReq_mshr_misses 304138 # number of ReadReq MSHR misses
492 system.l2c.ReadReq_mshr_uncacheable_latency 772673000 # number of ReadReq MSHR uncacheable cycles
493 system.l2c.UpgradeReq_accesses::0 13 # number of UpgradeReq accesses(hits+misses)
494 system.l2c.UpgradeReq_accesses::total 13 # number of UpgradeReq accesses(hits+misses)
495 system.l2c.UpgradeReq_avg_miss_latency::0 35428.571429 # average UpgradeReq miss latency
496 system.l2c.UpgradeReq_avg_miss_latency::1 inf # average UpgradeReq miss latency
497 system.l2c.UpgradeReq_avg_miss_latency::total inf # average UpgradeReq miss latency
498 system.l2c.UpgradeReq_avg_mshr_miss_latency 45714.285714 # average UpgradeReq mshr miss latency
499 system.l2c.UpgradeReq_hits::0 6 # number of UpgradeReq hits
500 system.l2c.UpgradeReq_hits::total 6 # number of UpgradeReq hits
501 system.l2c.UpgradeReq_miss_latency 248000 # number of UpgradeReq miss cycles
502 system.l2c.UpgradeReq_miss_rate::0 0.538462 # miss rate for UpgradeReq accesses
503 system.l2c.UpgradeReq_misses::0 7 # number of UpgradeReq misses
504 system.l2c.UpgradeReq_misses::total 7 # number of UpgradeReq misses
505 system.l2c.UpgradeReq_mshr_miss_latency 320000 # number of UpgradeReq MSHR miss cycles
506 system.l2c.UpgradeReq_mshr_miss_rate::0 0.538462 # mshr miss rate for UpgradeReq accesses
507 system.l2c.UpgradeReq_mshr_miss_rate::1 inf # mshr miss rate for UpgradeReq accesses
508 system.l2c.UpgradeReq_mshr_miss_rate::total inf # mshr miss rate for UpgradeReq accesses
509 system.l2c.UpgradeReq_mshr_misses 7 # number of UpgradeReq MSHR misses
510 system.l2c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
511 system.l2c.WriteReq_mshr_uncacheable_latency 1083819500 # number of WriteReq MSHR uncacheable cycles
512 system.l2c.Writeback_accesses::0 826671 # number of Writeback accesses(hits+misses)
513 system.l2c.Writeback_accesses::total 826671 # number of Writeback accesses(hits+misses)
514 system.l2c.Writeback_hits::0 826671 # number of Writeback hits
515 system.l2c.Writeback_hits::total 826671 # number of Writeback hits
516 system.l2c.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
517 system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
518 system.l2c.avg_refs 5.479364 # Average number of references to valid blocks.
519 system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
520 system.l2c.blocked::no_targets 0 # number of cycles access was blocked
521 system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
522 system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
523 system.l2c.cache_copies 0 # number of cache copies performed
524 system.l2c.demand_accesses::0 2318771 # number of demand (read+write) accesses
525 system.l2c.demand_accesses::1 0 # number of demand (read+write) accesses
526 system.l2c.demand_accesses::total 2318771 # number of demand (read+write) accesses
527 system.l2c.demand_avg_miss_latency::0 52013.009194 # average overall miss latency
528 system.l2c.demand_avg_miss_latency::1 inf # average overall miss latency
529 system.l2c.demand_avg_miss_latency::total inf # average overall miss latency
530 system.l2c.demand_avg_mshr_miss_latency 40012.996175 # average overall mshr miss latency
531 system.l2c.demand_hits::0 1896339 # number of demand (read+write) hits
532 system.l2c.demand_hits::1 0 # number of demand (read+write) hits
533 system.l2c.demand_hits::total 1896339 # number of demand (read+write) hits
534 system.l2c.demand_miss_latency 21971959500 # number of demand (read+write) miss cycles
535 system.l2c.demand_miss_rate::0 0.182179 # miss rate for demand accesses
536 system.l2c.demand_miss_rate::1 no_value # miss rate for demand accesses
537 system.l2c.demand_miss_rate::total no_value # miss rate for demand accesses
538 system.l2c.demand_misses::0 422432 # number of demand (read+write) misses
539 system.l2c.demand_misses::1 0 # number of demand (read+write) misses
540 system.l2c.demand_misses::total 422432 # number of demand (read+write) misses
541 system.l2c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
542 system.l2c.demand_mshr_miss_latency 16902770000 # number of demand (read+write) MSHR miss cycles
543 system.l2c.demand_mshr_miss_rate::0 0.182179 # mshr miss rate for demand accesses
544 system.l2c.demand_mshr_miss_rate::1 inf # mshr miss rate for demand accesses
545 system.l2c.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses
546 system.l2c.demand_mshr_misses 422432 # number of demand (read+write) MSHR misses
547 system.l2c.fast_writes 0 # number of fast writes performed
548 system.l2c.mshr_cap_events 0 # number of times MSHR cap was activated
549 system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
550 system.l2c.occ_%::0 0.171530 # Average percentage of cache occupancy
551 system.l2c.occ_%::1 0.352641 # Average percentage of cache occupancy
552 system.l2c.occ_blocks::0 11241.373247 # Average occupied blocks per context
553 system.l2c.occ_blocks::1 23110.665097 # Average occupied blocks per context
554 system.l2c.overall_accesses::0 2318771 # number of overall (read+write) accesses
555 system.l2c.overall_accesses::1 0 # number of overall (read+write) accesses
556 system.l2c.overall_accesses::total 2318771 # number of overall (read+write) accesses
557 system.l2c.overall_avg_miss_latency::0 52013.009194 # average overall miss latency
558 system.l2c.overall_avg_miss_latency::1 inf # average overall miss latency
559 system.l2c.overall_avg_miss_latency::total inf # average overall miss latency
560 system.l2c.overall_avg_mshr_miss_latency 40012.996175 # average overall mshr miss latency
561 system.l2c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
562 system.l2c.overall_hits::0 1896339 # number of overall hits
563 system.l2c.overall_hits::1 0 # number of overall hits
564 system.l2c.overall_hits::total 1896339 # number of overall hits
565 system.l2c.overall_miss_latency 21971959500 # number of overall miss cycles
566 system.l2c.overall_miss_rate::0 0.182179 # miss rate for overall accesses
567 system.l2c.overall_miss_rate::1 no_value # miss rate for overall accesses
568 system.l2c.overall_miss_rate::total no_value # miss rate for overall accesses
569 system.l2c.overall_misses::0 422432 # number of overall misses
570 system.l2c.overall_misses::1 0 # number of overall misses
571 system.l2c.overall_misses::total 422432 # number of overall misses
572 system.l2c.overall_mshr_hits 0 # number of overall MSHR hits
573 system.l2c.overall_mshr_miss_latency 16902770000 # number of overall MSHR miss cycles
574 system.l2c.overall_mshr_miss_rate::0 0.182179 # mshr miss rate for overall accesses
575 system.l2c.overall_mshr_miss_rate::1 inf # mshr miss rate for overall accesses
576 system.l2c.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses
577 system.l2c.overall_mshr_misses 422432 # number of overall MSHR misses
578 system.l2c.overall_mshr_uncacheable_latency 1856492500 # number of overall MSHR uncacheable cycles
579 system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
580 system.l2c.replacements 389289 # number of replacements
581 system.l2c.sampled_refs 421794 # Sample count of references to valid blocks.
582 system.l2c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
583 system.l2c.tagsinuse 34352.038344 # Cycle average of tags in use
584 system.l2c.total_refs 2311163 # Total number of references to valid blocks.
585 system.l2c.warmup_cycle 6937912000 # Cycle when the warmup percentage was hit.
586 system.l2c.writebacks 116650 # number of writebacks
587 system.tsunami.ethernet.coalescedRxDesc no_value # average number of RxDesc's coalesced into each post
588 system.tsunami.ethernet.coalescedRxIdle no_value # average number of RxIdle's coalesced into each post
589 system.tsunami.ethernet.coalescedRxOk no_value # average number of RxOk's coalesced into each post
590 system.tsunami.ethernet.coalescedRxOrn no_value # average number of RxOrn's coalesced into each post
591 system.tsunami.ethernet.coalescedSwi no_value # average number of Swi's coalesced into each post
592 system.tsunami.ethernet.coalescedTotal no_value # average number of interrupts coalesced into each post
593 system.tsunami.ethernet.coalescedTxDesc no_value # average number of TxDesc's coalesced into each post
594 system.tsunami.ethernet.coalescedTxIdle no_value # average number of TxIdle's coalesced into each post
595 system.tsunami.ethernet.coalescedTxOk no_value # average number of TxOk's coalesced into each post
596 system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
597 system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
598 system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
599 system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
600 system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
601 system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
602 system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
603 system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
604 system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
605 system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
606 system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
607 system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
608 system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
609 system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
610 system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
611 system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
612 system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
613 system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
614 system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
615 system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
616 system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
617 system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
619 ---------- End Simulation Statistics ----------
projects / gem5.git / blob