[gem5.git] / tests / quick / fs / 10.linux-boot / ref / alpha / linux / tsunami-simple-atomic-dual / stats.txt

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.869358                       # Number of seconds simulated
sim_ticks                                1869357999000                       # Number of ticks simulated
final_tick                               1869357999000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2913867                       # Simulator instruction rate (inst/s)
host_op_rate                                  2913866                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            83800980413                       # Simulator tick rate (ticks/s)
host_mem_usage                                 338264                       # Number of bytes of host memory used
host_seconds                                    22.31                       # Real time elapsed on the host
sim_insts                                    64999904                       # Number of instructions simulated
sim_ops                                      64999904                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst           758272                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data         66535744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst           106112                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           766400                       # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide            960                       # Number of bytes read from this memory
system.physmem.bytes_read::total             68167488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       758272                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst       106112                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          864384                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      7837888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           7837888                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst             11848                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data           1039621                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              1658                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             11975                       # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide              15                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1065117                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          122467                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               122467                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              405632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data            35592831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               56764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              409980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide               514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36465721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         405632                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          56764                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             462396                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4192823                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4192823                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4192823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             405632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data           35592831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              56764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             409980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide              514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40658545                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     7758808                       # DTB read hits
system.cpu0.dtb.read_misses                      7155                       # DTB read misses
system.cpu0.dtb.read_acv                          152                       # DTB read access violations
system.cpu0.dtb.read_accesses                  531148                       # DTB read accesses
system.cpu0.dtb.write_hits                    4740251                       # DTB write hits
system.cpu0.dtb.write_misses                      732                       # DTB write misses
system.cpu0.dtb.write_acv                         102                       # DTB write access violations
system.cpu0.dtb.write_accesses                 201714                       # DTB write accesses
system.cpu0.dtb.data_hits                    12499059                       # DTB hits
system.cpu0.dtb.data_misses                      7887                       # DTB misses
system.cpu0.dtb.data_acv                          254                       # DTB access violations
system.cpu0.dtb.data_accesses                  732862                       # DTB accesses
system.cpu0.itb.fetch_hits                    3525726                       # ITB hits
system.cpu0.itb.fetch_misses                     3572                       # ITB misses
system.cpu0.itb.fetch_acv                         127                       # ITB acv
system.cpu0.itb.fetch_accesses                3529298                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numPwrStateTransitions              13588                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6794                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    271506704.857374                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   434955692.191892                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6794    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6794                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    24741446199                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 1844616552801                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      3738722793                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    6794                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    150435                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   51398     40.00%     40.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    243      0.19%     40.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1907      1.48%     41.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    514      0.40%     42.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  74446     57.93%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              128508                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    51050     48.97%     48.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     243      0.23%     49.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1907      1.83%     51.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     514      0.49%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   50536     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               104250                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1853222732000     99.14%     99.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               20110000      0.00%     99.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               82001000      0.00%     99.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               57621500      0.00%     99.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            15975327000      0.85%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1869357791500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.993229                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.678828                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.811234                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                  616      0.45%      0.45% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.45% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.46% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.46% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2743      2.02%      2.47% # number of callpals executed
system.cpu0.kern.callpal::tbi                      39      0.03%      2.50% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.01%      2.51% # number of callpals executed
system.cpu0.kern.callpal::swpipl               121668     89.51%     92.02% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6149      4.52%     96.54% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.54% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.00%     96.54% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     7      0.01%     96.55% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.55% # number of callpals executed
system.cpu0.kern.callpal::rti                    4175      3.07%     99.62% # number of callpals executed
system.cpu0.kern.callpal::callsys                 369      0.27%     99.89% # number of callpals executed
system.cpu0.kern.callpal::imb                     146      0.11%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                135929                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             6593                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1173                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1172                      
system.cpu0.kern.mode_good::user                 1173                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.177764                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.301957                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1868349163500     99.95%     99.95% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1008627000      0.05%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2744                       # number of times the context was actually changed
system.cpu0.committedInsts                   49477745                       # Number of instructions committed
system.cpu0.committedOps                     49477745                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             46201705                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                197598                       # Number of float alu accesses
system.cpu0.num_func_calls                    1124633                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      6043603                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    46201705                       # number of integer instructions
system.cpu0.num_fp_insts                       197598                       # number of float instructions
system.cpu0.num_int_register_reads           64003225                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          34834421                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               97440                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              98967                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     12536107                       # number of memory refs
system.cpu0.num_load_insts                    7783754                       # Number of load instructions
system.cpu0.num_store_insts                   4752353                       # Number of store instructions
system.cpu0.num_idle_cycles              3689239810.666409                       # Number of idle cycles
system.cpu0.num_busy_cycles              49482982.333591                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.013235                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.986765                       # Percentage of idle cycles
system.cpu0.Branches                          7530826                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              2589816      5.23%      5.23% # Class of executed instruction
system.cpu0.op_class::IntAlu                 33436017     67.57%     72.80% # Class of executed instruction
system.cpu0.op_class::IntMult                   50540      0.10%     72.90% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     72.90% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  27840      0.06%     72.96% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   2233      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.96% # Class of executed instruction
system.cpu0.op_class::MemRead                 7859946     15.88%     88.85% # Class of executed instruction
system.cpu0.op_class::MemWrite                4676411      9.45%     98.30% # Class of executed instruction
system.cpu0.op_class::FloatMemRead              85644      0.17%     98.47% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite             81881      0.17%     98.63% # Class of executed instruction
system.cpu0.op_class::IprAccess                675558      1.37%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  49485886                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          1781367                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.187330                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10705767                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1781879                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.008134                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         10840000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   506.187330                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.988647                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988647                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          446                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         51822038                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        51822038                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      6068885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6068885                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4360096                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4360096                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       127592                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       127592                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       132871                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       132871                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     10428981                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10428981                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     10428981                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10428981                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1560065                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1560065                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       236527                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       236527                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        12626                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12626                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         6899                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6899                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1796592                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1796592                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1796592                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1796592                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      7628950                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7628950                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4596623                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4596623                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       140218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       140218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       139770                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       139770                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     12225573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12225573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     12225573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12225573                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.204493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.204493                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.051457                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051457                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.090046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.090046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.049360                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.049360                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.146954                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.146954                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.146954                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.146954                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       633925                       # number of writebacks
system.cpu0.dcache.writebacks::total           633925                       # number of writebacks
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           618292                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.240644                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48866947                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           618804                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            78.969992                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle       9786048500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.240644                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998517                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998517                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         50104825                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        50104825                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     48866947                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48866947                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     48866947                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48866947                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     48866947                       # number of overall hits
system.cpu0.icache.overall_hits::total       48866947                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       618939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       618939                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       618939                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        618939                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       618939                       # number of overall misses
system.cpu0.icache.overall_misses::total       618939                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     49485886                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     49485886                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     49485886                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     49485886                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     49485886                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     49485886                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.012507                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012507                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.012507                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012507                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.012507                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012507                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       618292                       # number of writebacks
system.cpu0.icache.writebacks::total           618292                       # number of writebacks
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     2831559                       # DTB read hits
system.cpu1.dtb.read_misses                      3191                       # DTB read misses
system.cpu1.dtb.read_acv                           58                       # DTB read access violations
system.cpu1.dtb.read_accesses                  198160                       # DTB read accesses
system.cpu1.dtb.write_hits                    2101673                       # DTB write hits
system.cpu1.dtb.write_misses                      412                       # DTB write misses
system.cpu1.dtb.write_acv                          55                       # DTB write access violations
system.cpu1.dtb.write_accesses                  90619                       # DTB write accesses
system.cpu1.dtb.data_hits                     4933232                       # DTB hits
system.cpu1.dtb.data_misses                      3603                       # DTB misses
system.cpu1.dtb.data_acv                          113                       # DTB access violations
system.cpu1.dtb.data_accesses                  288779                       # DTB accesses
system.cpu1.itb.fetch_hits                    1950883                       # ITB hits
system.cpu1.itb.fetch_misses                     1451                       # ITB misses
system.cpu1.itb.fetch_acv                          57                       # ITB acv
system.cpu1.itb.fetch_accesses                1952334                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numPwrStateTransitions               5407                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2704                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    688459933.247041                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   437290592.854298                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2704    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    976035500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2704                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     7762339500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1861595659500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                      3738296609                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2704                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     92290                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   31964     39.34%     39.34% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1906      2.35%     41.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    616      0.76%     42.44% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  46769     57.56%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               81255                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    30935     48.51%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1906      2.99%     51.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     616      0.97%     52.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   30319     47.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                63776                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1856123501500     99.30%     99.30% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               81958000      0.00%     99.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               70736500      0.00%     99.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            12870743500      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1869146939500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.967808                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.648271                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.784887                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                  514      0.61%      0.61% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.61% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.61% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2506      2.96%      3.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                      14      0.02%      3.59% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      3.60% # number of callpals executed
system.cpu1.kern.callpal::swpipl                74617     88.26%     91.86% # number of callpals executed
system.cpu1.kern.callpal::rdps                   2575      3.05%     94.91% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.91% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     4      0.00%     94.91% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.00%     94.91% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     94.92% # number of callpals executed
system.cpu1.kern.callpal::rti                    4115      4.87%     99.79% # number of callpals executed
system.cpu1.kern.callpal::callsys                 146      0.17%     99.96% # number of callpals executed
system.cpu1.kern.callpal::imb                      34      0.04%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 84542                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2548                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                564                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               3056                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1106                      
system.cpu1.kern.mode_good::user                  564                      
system.cpu1.kern.mode_good::idle                  542                      
system.cpu1.kern.mode_switch_good::kernel     0.434066                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.177356                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.358625                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        5986368000      0.32%      0.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           456602000      0.02%      0.34% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1862102413500     99.66%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2507                       # number of times the context was actually changed
system.cpu1.committedInsts                   15522159                       # Number of instructions committed
system.cpu1.committedOps                     15522159                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             14295544                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                198941                       # Number of float alu accesses
system.cpu1.num_func_calls                     493140                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1540068                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    14295544                       # number of integer instructions
system.cpu1.num_fp_insts                       198941                       # number of float instructions
system.cpu1.num_int_register_reads           19514289                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          10457600                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads              101734                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             104129                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      4961786                       # number of memory refs
system.cpu1.num_load_insts                    2849090                       # Number of load instructions
system.cpu1.num_store_insts                   2112696                       # Number of store instructions
system.cpu1.num_idle_cycles              3722773671.474783                       # Number of idle cycles
system.cpu1.num_busy_cycles              15522937.525217                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.004152                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.995848                       # Percentage of idle cycles
system.cpu1.Branches                          2214163                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               856043      5.51%      5.51% # Class of executed instruction
system.cpu1.op_class::IntAlu                  9156766     58.98%     64.49% # Class of executed instruction
system.cpu1.op_class::IntMult                   25065      0.16%     64.65% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.65% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  12426      0.08%     64.73% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.73% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.73% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.73% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     64.73% # Class of executed instruction
system.cpu1.op_class::FloatDiv                   1409      0.01%     64.74% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::MemRead                 2842559     18.31%     83.05% # Class of executed instruction
system.cpu1.op_class::MemWrite                2023248     13.03%     96.08% # Class of executed instruction
system.cpu1.op_class::FloatMemRead              94457      0.61%     96.69% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite             90649      0.58%     97.27% # Class of executed instruction
system.cpu1.op_class::IprAccess                423253      2.73%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  15525875                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           201757                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.601962                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4718401                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           202065                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.350907                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      15869420000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   497.601962                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.971879                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971879                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20020608                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20020608                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      2632688                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2632688                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1954647                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1954647                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        61098                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        61098                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        64211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        64211                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4587335                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4587335                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4587335                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4587335                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       140885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140885                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        78313                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        78313                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        11000                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11000                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         7304                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7304                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       219198                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        219198                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       219198                       # number of overall misses
system.cpu1.dcache.overall_misses::total       219198                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2773573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2773573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2032960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2032960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        72098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        72098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        71515                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        71515                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4806533                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4806533                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4806533                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4806533                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.050795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050795                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.038522                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.038522                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.152570                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.152570                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.102132                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.102132                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.045604                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045604                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.045604                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045604                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       144832                       # number of writebacks
system.cpu1.dcache.writebacks::total           144832                       # number of writebacks
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           380647                       # number of replacements
system.cpu1.icache.tags.tagsinuse          453.133719                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15144687                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           381159                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            39.733253                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1859777195500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   453.133719                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.885027                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.885027                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15907063                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15907063                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     15144687                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15144687                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     15144687                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15144687                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     15144687                       # number of overall hits
system.cpu1.icache.overall_hits::total       15144687                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       381188                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       381188                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       381188                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        381188                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       381188                       # number of overall misses
system.cpu1.icache.overall_misses::total       381188                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     15525875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15525875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     15525875                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15525875                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     15525875                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15525875                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.024552                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.024552                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.024552                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.024552                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.024552                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.024552                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       380647                       # number of writebacks
system.cpu1.icache.writebacks::total           380647                       # number of writebacks
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 298                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2651136                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        395                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7628                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7628                       # Transaction distribution
system.iobus.trans_dist::WriteReq               56140                       # Transaction distribution
system.iobus.trans_dist::WriteResp              56140                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        14686                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1014                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        18036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6672                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        44074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83462                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83462                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  127536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        58744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2749                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9018                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         9852                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         4193                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          204                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        86162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2661656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2661656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2747818                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                41699                       # number of replacements
system.iocache.tags.tagsinuse                0.434096                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41715                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         1685787164517                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.434096                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.027131                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.027131                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375579                       # Number of tag accesses
system.iocache.tags.data_accesses              375579                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          179                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              179                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        41552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        41552                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        41731                       # number of demand (read+write) misses
system.iocache.demand_misses::total             41731                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        41731                       # number of overall misses
system.iocache.overall_misses::total            41731                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          179                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            179                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        41552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        41552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        41731                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           41731                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        41731                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          41731                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           41520                       # number of writebacks
system.iocache.writebacks::total                41520                       # number of writebacks
system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.l2c.tags.replacements                   999962                       # number of replacements
system.l2c.tags.tagsinuse                65520.418446                       # Cycle average of tags in use
system.l2c.tags.total_refs                    4560628                       # Total number of references to valid blocks.
system.l2c.tags.sampled_refs                  1065470                       # Sample count of references to valid blocks.
system.l2c.tags.avg_refs                     4.280391                       # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle                618103500                       # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks     304.654016                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst     4865.757369                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data    58473.870947                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst      175.171504                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data     1700.964609                       # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks      0.004649                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst       0.074246                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data       0.892240                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst       0.002673                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data       0.025955                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total           0.999762                       # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1024        65508                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0          674                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1         2411                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2         2462                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3         9328                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4        50633                       # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1024     0.999573                       # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses                 46077158                       # Number of tag accesses
system.l2c.tags.data_accesses                46077158                       # Number of data accesses
system.l2c.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.l2c.WritebackDirty_hits::writebacks       778757                       # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total          778757                       # number of WritebackDirty hits
system.l2c.WritebackClean_hits::writebacks       721480                       # number of WritebackClean hits
system.l2c.WritebackClean_hits::total          721480                       # number of WritebackClean hits
system.l2c.UpgradeReq_hits::cpu0.data            3102                       # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data            2744                       # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total                5846                       # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data          1187                       # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data          1121                       # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total              2308                       # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data           111978                       # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data            56627                       # number of ReadExReq hits
system.l2c.ReadExReq_hits::total               168605                       # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst        607070                       # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst        379530                       # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total            986600                       # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data       626251                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data       128790                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total           755041                       # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.inst              607070                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data              738229                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst              379530                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data              185417                       # number of demand (read+write) hits
system.l2c.demand_hits::total                 1910246                       # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst             607070                       # number of overall hits
system.l2c.overall_hits::cpu0.data             738229                       # number of overall hits
system.l2c.overall_hits::cpu1.inst             379530                       # number of overall hits
system.l2c.overall_hits::cpu1.data             185417                       # number of overall hits
system.l2c.overall_hits::total                1910246                       # number of overall hits
system.l2c.UpgradeReq_misses::cpu0.data             4                       # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data             2                       # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total                 6                       # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total               1                       # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data         113307                       # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data          11044                       # number of ReadExReq misses
system.l2c.ReadExReq_misses::total             124351                       # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst        11848                       # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst         1658                       # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total           13506                       # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data       926616                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data         1036                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total         927652                       # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.inst             11848                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data           1039923                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst              1658                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data             12080                       # number of demand (read+write) misses
system.l2c.demand_misses::total               1065509                       # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst            11848                       # number of overall misses
system.l2c.overall_misses::cpu0.data          1039923                       # number of overall misses
system.l2c.overall_misses::cpu1.inst             1658                       # number of overall misses
system.l2c.overall_misses::cpu1.data            12080                       # number of overall misses
system.l2c.overall_misses::total              1065509                       # number of overall misses
system.l2c.WritebackDirty_accesses::writebacks       778757                       # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total       778757                       # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackClean_accesses::writebacks       721480                       # number of WritebackClean accesses(hits+misses)
system.l2c.WritebackClean_accesses::total       721480                       # number of WritebackClean accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data         3106                       # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data         2746                       # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total            5852                       # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data         1187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data         1122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total          2309                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data       225285                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data        67671                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total           292956                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst       618918                       # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst       381188                       # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total       1000106                       # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data      1552867                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data       129826                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total      1682693                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst          618918                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data         1778152                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst          381188                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data          197497                       # number of demand (read+write) accesses
system.l2c.demand_accesses::total             2975755                       # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst         618918                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data        1778152                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst         381188                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data         197497                       # number of overall (read+write) accesses
system.l2c.overall_accesses::total            2975755                       # number of overall (read+write) accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data     0.001288                       # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data     0.000728                       # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total       0.001025                       # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.000891                       # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total     0.000433                       # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data     0.502950                       # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data     0.163201                       # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total        0.424470                       # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.019143                       # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.004350                       # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total     0.013505                       # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.596713                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.007980                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total     0.551290                       # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.inst       0.019143                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data       0.584834                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst       0.004350                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data       0.061165                       # miss rate for demand accesses
system.l2c.demand_miss_rate::total           0.358063                       # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst      0.019143                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data      0.584834                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst      0.004350                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data      0.061165                       # miss rate for overall accesses
system.l2c.overall_miss_rate::total          0.358063                       # miss rate for overall accesses
system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2c.writebacks::writebacks               80947                       # number of writebacks
system.l2c.writebacks::total                    80947                       # number of writebacks
system.membus.snoop_filter.tot_requests       2174394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1068384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                7449                       # Transaction distribution
system.membus.trans_dist::ReadResp             948786                       # Transaction distribution
system.membus.trans_dist::WriteReq              14588                       # Transaction distribution
system.membus.trans_dist::WriteResp             14588                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       122467                       # Transaction distribution
system.membus.trans_dist::CleanEvict           918018                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13880                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11895                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             135                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125245                       # Transaction distribution
system.membus.trans_dist::ReadExResp           124223                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        941337                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         41552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        41552                       # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave        44074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      3156480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total      3200554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       125161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3325715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave        86162                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     73364992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total     73451154                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2668736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2668736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76119890                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2196431                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000519                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022766                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2195292     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1139      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2196431                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.toL2Bus.snoop_filter.tot_requests      6035809                       # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests      3018662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests       374456                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops           1621                       # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops         1531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops           90                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.toL2Bus.trans_dist::ReadReq               7449                       # Transaction distribution
system.toL2Bus.trans_dist::ReadResp           2732152                       # Transaction distribution
system.toL2Bus.trans_dist::WriteReq             14588                       # Transaction distribution
system.toL2Bus.trans_dist::WriteResp            14588                       # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty       778757                       # Transaction distribution
system.toL2Bus.trans_dist::WritebackClean       998939                       # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict         1204367                       # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq           19598                       # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq         14203                       # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp          33801                       # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq           295242                       # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp          295242                       # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq       1000127                       # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq      1724576                       # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      1856170                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      5450061                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side      1143023                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side       684375                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total               9133629                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side     79182784                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    155817595                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side     48757440                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side     23377367                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total              307135186                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops                         1000983                       # Total snoops (count)
system.toL2Bus.snoopTraffic                   5197312                       # Total snoop traffic (bytes)
system.toL2Bus.snoop_fanout::samples          7058665                       # Request fanout histogram
system.toL2Bus.snoop_fanout::mean            0.106769                       # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev           0.309069                       # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0                6305559     89.33%     89.33% # Request fanout histogram
system.toL2Bus.snoop_fanout::1                 752566     10.66%     99.99% # Request fanout histogram
system.toL2Bus.snoop_fanout::2                    538      0.01%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.toL2Bus.snoop_fanout::total            7058665                       # Request fanout histogram
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1869357999000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------