2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.000038 # Number of seconds simulated
4 sim_ticks 37553000 # Number of ticks simulated
5 final_tick 37553000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 64031 # Simulator instruction rate (inst/s)
8 host_op_rate 64014 # Simulator op (including micro ops) rate (op/s)
9 host_tick_rate 375517232 # Simulator tick rate (ticks/s)
10 host_mem_usage 231080 # Number of bytes of host memory used
11 host_seconds 0.10 # Real time elapsed on the host
12 sim_insts 6400 # Number of instructions simulated
13 sim_ops 6400 # Number of ops (including micro ops) simulated
14 system.voltage_domain.voltage 1 # Voltage in Volts
15 system.clk_domain.clock 1000 # Clock period in ticks
16 system.physmem.bytes_read::cpu.inst 23296 # Number of bytes read from this memory
17 system.physmem.bytes_read::cpu.data 10816 # Number of bytes read from this memory
18 system.physmem.bytes_read::total 34112 # Number of bytes read from this memory
19 system.physmem.bytes_inst_read::cpu.inst 23296 # Number of instructions bytes read from this memory
20 system.physmem.bytes_inst_read::total 23296 # Number of instructions bytes read from this memory
21 system.physmem.num_reads::cpu.inst 364 # Number of read requests responded to by this memory
22 system.physmem.num_reads::cpu.data 169 # Number of read requests responded to by this memory
23 system.physmem.num_reads::total 533 # Number of read requests responded to by this memory
24 system.physmem.bw_read::cpu.inst 620349905 # Total read bandwidth from this memory (bytes/s)
25 system.physmem.bw_read::cpu.data 288019599 # Total read bandwidth from this memory (bytes/s)
26 system.physmem.bw_read::total 908369504 # Total read bandwidth from this memory (bytes/s)
27 system.physmem.bw_inst_read::cpu.inst 620349905 # Instruction read bandwidth from this memory (bytes/s)
28 system.physmem.bw_inst_read::total 620349905 # Instruction read bandwidth from this memory (bytes/s)
29 system.physmem.bw_total::cpu.inst 620349905 # Total bandwidth to/from this memory (bytes/s)
30 system.physmem.bw_total::cpu.data 288019599 # Total bandwidth to/from this memory (bytes/s)
31 system.physmem.bw_total::total 908369504 # Total bandwidth to/from this memory (bytes/s)
32 system.physmem.readReqs 533 # Number of read requests accepted
33 system.physmem.writeReqs 0 # Number of write requests accepted
34 system.physmem.readBursts 533 # Number of DRAM read bursts, including those serviced by the write queue
35 system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
36 system.physmem.bytesReadDRAM 34112 # Total number of bytes read from DRAM
37 system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
38 system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
39 system.physmem.bytesReadSys 34112 # Total read bytes from the system interface side
40 system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
41 system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
42 system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
43 system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
44 system.physmem.perBankRdBursts::0 73 # Per bank write bursts
45 system.physmem.perBankRdBursts::1 39 # Per bank write bursts
46 system.physmem.perBankRdBursts::2 36 # Per bank write bursts
47 system.physmem.perBankRdBursts::3 54 # Per bank write bursts
48 system.physmem.perBankRdBursts::4 45 # Per bank write bursts
49 system.physmem.perBankRdBursts::5 21 # Per bank write bursts
50 system.physmem.perBankRdBursts::6 1 # Per bank write bursts
51 system.physmem.perBankRdBursts::7 5 # Per bank write bursts
52 system.physmem.perBankRdBursts::8 0 # Per bank write bursts
53 system.physmem.perBankRdBursts::9 1 # Per bank write bursts
54 system.physmem.perBankRdBursts::10 22 # Per bank write bursts
55 system.physmem.perBankRdBursts::11 29 # Per bank write bursts
56 system.physmem.perBankRdBursts::12 19 # Per bank write bursts
57 system.physmem.perBankRdBursts::13 127 # Per bank write bursts
58 system.physmem.perBankRdBursts::14 47 # Per bank write bursts
59 system.physmem.perBankRdBursts::15 14 # Per bank write bursts
60 system.physmem.perBankWrBursts::0 0 # Per bank write bursts
61 system.physmem.perBankWrBursts::1 0 # Per bank write bursts
62 system.physmem.perBankWrBursts::2 0 # Per bank write bursts
63 system.physmem.perBankWrBursts::3 0 # Per bank write bursts
64 system.physmem.perBankWrBursts::4 0 # Per bank write bursts
65 system.physmem.perBankWrBursts::5 0 # Per bank write bursts
66 system.physmem.perBankWrBursts::6 0 # Per bank write bursts
67 system.physmem.perBankWrBursts::7 0 # Per bank write bursts
68 system.physmem.perBankWrBursts::8 0 # Per bank write bursts
69 system.physmem.perBankWrBursts::9 0 # Per bank write bursts
70 system.physmem.perBankWrBursts::10 0 # Per bank write bursts
71 system.physmem.perBankWrBursts::11 0 # Per bank write bursts
72 system.physmem.perBankWrBursts::12 0 # Per bank write bursts
73 system.physmem.perBankWrBursts::13 0 # Per bank write bursts
74 system.physmem.perBankWrBursts::14 0 # Per bank write bursts
75 system.physmem.perBankWrBursts::15 0 # Per bank write bursts
76 system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
77 system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
78 system.physmem.totGap 37448500 # Total gap between requests
79 system.physmem.readPktSize::0 0 # Read request sizes (log2)
80 system.physmem.readPktSize::1 0 # Read request sizes (log2)
81 system.physmem.readPktSize::2 0 # Read request sizes (log2)
82 system.physmem.readPktSize::3 0 # Read request sizes (log2)
83 system.physmem.readPktSize::4 0 # Read request sizes (log2)
84 system.physmem.readPktSize::5 0 # Read request sizes (log2)
85 system.physmem.readPktSize::6 533 # Read request sizes (log2)
86 system.physmem.writePktSize::0 0 # Write request sizes (log2)
87 system.physmem.writePktSize::1 0 # Write request sizes (log2)
88 system.physmem.writePktSize::2 0 # Write request sizes (log2)
89 system.physmem.writePktSize::3 0 # Write request sizes (log2)
90 system.physmem.writePktSize::4 0 # Write request sizes (log2)
91 system.physmem.writePktSize::5 0 # Write request sizes (log2)
92 system.physmem.writePktSize::6 0 # Write request sizes (log2)
93 system.physmem.rdQLenPdf::0 443 # What read queue length does an incoming req see
94 system.physmem.rdQLenPdf::1 85 # What read queue length does an incoming req see
95 system.physmem.rdQLenPdf::2 5 # What read queue length does an incoming req see
96 system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
97 system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
98 system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
99 system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
100 system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
101 system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
102 system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
103 system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
104 system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
105 system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
106 system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
107 system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
108 system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
109 system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
110 system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
111 system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
112 system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
113 system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
114 system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
115 system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
116 system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
117 system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
118 system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
119 system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
120 system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
121 system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
122 system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
123 system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
124 system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
125 system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
126 system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
127 system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
128 system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
129 system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
130 system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
131 system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
132 system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
133 system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
134 system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
135 system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
136 system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
137 system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
138 system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
139 system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
140 system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
141 system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
142 system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
143 system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
144 system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
145 system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
146 system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
147 system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
148 system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
149 system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
150 system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
151 system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
152 system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
153 system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
154 system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
155 system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
156 system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
157 system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
158 system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
159 system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
160 system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
161 system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
162 system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
163 system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
164 system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
165 system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
166 system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
167 system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
168 system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
169 system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
170 system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
171 system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
172 system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
173 system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
174 system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
175 system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
176 system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
177 system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
178 system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
179 system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
180 system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
181 system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
182 system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
183 system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
184 system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
185 system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
186 system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
187 system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
188 system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
189 system.physmem.bytesPerActivate::samples 84 # Bytes accessed per row activation
190 system.physmem.bytesPerActivate::mean 384 # Bytes accessed per row activation
191 system.physmem.bytesPerActivate::gmean 247.290862 # Bytes accessed per row activation
192 system.physmem.bytesPerActivate::stdev 334.108272 # Bytes accessed per row activation
193 system.physmem.bytesPerActivate::0-127 20 23.81% 23.81% # Bytes accessed per row activation
194 system.physmem.bytesPerActivate::128-255 19 22.62% 46.43% # Bytes accessed per row activation
195 system.physmem.bytesPerActivate::256-383 10 11.90% 58.33% # Bytes accessed per row activation
196 system.physmem.bytesPerActivate::384-511 11 13.10% 71.43% # Bytes accessed per row activation
197 system.physmem.bytesPerActivate::512-639 2 2.38% 73.81% # Bytes accessed per row activation
198 system.physmem.bytesPerActivate::640-767 5 5.95% 79.76% # Bytes accessed per row activation
199 system.physmem.bytesPerActivate::768-895 3 3.57% 83.33% # Bytes accessed per row activation
200 system.physmem.bytesPerActivate::896-1023 6 7.14% 90.48% # Bytes accessed per row activation
201 system.physmem.bytesPerActivate::1024-1151 8 9.52% 100.00% # Bytes accessed per row activation
202 system.physmem.bytesPerActivate::total 84 # Bytes accessed per row activation
203 system.physmem.totQLat 3307750 # Total ticks spent queuing
204 system.physmem.totMemAccLat 13301500 # Total ticks spent from burst creation until serviced by the DRAM
205 system.physmem.totBusLat 2665000 # Total ticks spent in databus transfers
206 system.physmem.avgQLat 6205.91 # Average queueing delay per DRAM burst
207 system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
208 system.physmem.avgMemAccLat 24955.91 # Average memory access latency per DRAM burst
209 system.physmem.avgRdBW 908.37 # Average DRAM read bandwidth in MiByte/s
210 system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
211 system.physmem.avgRdBWSys 908.37 # Average system read bandwidth in MiByte/s
212 system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
213 system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
214 system.physmem.busUtil 7.10 # Data bus utilization in percentage
215 system.physmem.busUtilRead 7.10 # Data bus utilization in percentage for reads
216 system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
217 system.physmem.avgRdQLen 1.19 # Average read queue length when enqueuing
218 system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
219 system.physmem.readRowHits 437 # Number of row buffer hits during reads
220 system.physmem.writeRowHits 0 # Number of row buffer hits during writes
221 system.physmem.readRowHitRate 81.99 # Row buffer hit rate for reads
222 system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
223 system.physmem.avgGap 70259.85 # Average gap between requests
224 system.physmem.pageHitRate 81.99 # Row buffer hit rate, read and write combined
225 system.physmem_0.actEnergy 226800 # Energy for activate commands per rank (pJ)
226 system.physmem_0.preEnergy 123750 # Energy for precharge commands per rank (pJ)
227 system.physmem_0.readEnergy 2043600 # Energy for read commands per rank (pJ)
228 system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ)
229 system.physmem_0.refreshEnergy 2034240 # Energy for refresh commands per rank (pJ)
230 system.physmem_0.actBackEnergy 21178350 # Energy for active background per rank (pJ)
231 system.physmem_0.preBackEnergy 265500 # Energy for precharge background per rank (pJ)
232 system.physmem_0.totalEnergy 25872240 # Total energy per rank (pJ)
233 system.physmem_0.averagePower 823.825505 # Core power per rank (mW)
234 system.physmem_0.memoryStateTime::IDLE 346000 # Time in different power states
235 system.physmem_0.memoryStateTime::REF 1040000 # Time in different power states
236 system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
237 system.physmem_0.memoryStateTime::ACT 30032750 # Time in different power states
238 system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
239 system.physmem_1.actEnergy 347760 # Energy for activate commands per rank (pJ)
240 system.physmem_1.preEnergy 189750 # Energy for precharge commands per rank (pJ)
241 system.physmem_1.readEnergy 1552200 # Energy for read commands per rank (pJ)
242 system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ)
243 system.physmem_1.refreshEnergy 2034240 # Energy for refresh commands per rank (pJ)
244 system.physmem_1.actBackEnergy 20535390 # Energy for active background per rank (pJ)
245 system.physmem_1.preBackEnergy 831750 # Energy for precharge background per rank (pJ)
246 system.physmem_1.totalEnergy 25491090 # Total energy per rank (pJ)
247 system.physmem_1.averagePower 811.591993 # Core power per rank (mW)
248 system.physmem_1.memoryStateTime::IDLE 1333500 # Time in different power states
249 system.physmem_1.memoryStateTime::REF 1040000 # Time in different power states
250 system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
251 system.physmem_1.memoryStateTime::ACT 29134000 # Time in different power states
252 system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
253 system.cpu.branchPred.lookups 1929 # Number of BP lookups
254 system.cpu.branchPred.condPredicted 1187 # Number of conditional branches predicted
255 system.cpu.branchPred.condIncorrect 360 # Number of conditional branches incorrect
256 system.cpu.branchPred.BTBLookups 1557 # Number of BTB lookups
257 system.cpu.branchPred.BTBHits 398 # Number of BTB hits
258 system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
259 system.cpu.branchPred.BTBHitPct 25.561978 # BTB Hit Percentage
260 system.cpu.branchPred.usedRAS 224 # Number of times the RAS was used to get a target.
261 system.cpu.branchPred.RASInCorrect 14 # Number of incorrect RAS predictions.
262 system.cpu_clk_domain.clock 500 # Clock period in ticks
263 system.cpu.dtb.fetch_hits 0 # ITB hits
264 system.cpu.dtb.fetch_misses 0 # ITB misses
265 system.cpu.dtb.fetch_acv 0 # ITB acv
266 system.cpu.dtb.fetch_accesses 0 # ITB accesses
267 system.cpu.dtb.read_hits 1369 # DTB read hits
268 system.cpu.dtb.read_misses 11 # DTB read misses
269 system.cpu.dtb.read_acv 0 # DTB read access violations
270 system.cpu.dtb.read_accesses 1380 # DTB read accesses
271 system.cpu.dtb.write_hits 884 # DTB write hits
272 system.cpu.dtb.write_misses 3 # DTB write misses
273 system.cpu.dtb.write_acv 0 # DTB write access violations
274 system.cpu.dtb.write_accesses 887 # DTB write accesses
275 system.cpu.dtb.data_hits 2253 # DTB hits
276 system.cpu.dtb.data_misses 14 # DTB misses
277 system.cpu.dtb.data_acv 0 # DTB access violations
278 system.cpu.dtb.data_accesses 2267 # DTB accesses
279 system.cpu.itb.fetch_hits 2651 # ITB hits
280 system.cpu.itb.fetch_misses 17 # ITB misses
281 system.cpu.itb.fetch_acv 0 # ITB acv
282 system.cpu.itb.fetch_accesses 2668 # ITB accesses
283 system.cpu.itb.read_hits 0 # DTB read hits
284 system.cpu.itb.read_misses 0 # DTB read misses
285 system.cpu.itb.read_acv 0 # DTB read access violations
286 system.cpu.itb.read_accesses 0 # DTB read accesses
287 system.cpu.itb.write_hits 0 # DTB write hits
288 system.cpu.itb.write_misses 0 # DTB write misses
289 system.cpu.itb.write_acv 0 # DTB write access violations
290 system.cpu.itb.write_accesses 0 # DTB write accesses
291 system.cpu.itb.data_hits 0 # DTB hits
292 system.cpu.itb.data_misses 0 # DTB misses
293 system.cpu.itb.data_acv 0 # DTB access violations
294 system.cpu.itb.data_accesses 0 # DTB accesses
295 system.cpu.workload.num_syscalls 17 # Number of system calls
296 system.cpu.numCycles 75106 # number of cpu cycles simulated
297 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
298 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
299 system.cpu.committedInsts 6400 # Number of instructions committed
300 system.cpu.committedOps 6400 # Number of ops (including micro ops) committed
301 system.cpu.discardedOps 1085 # Number of ops (including micro ops) which were discarded before commit
302 system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
303 system.cpu.cpi 11.735312 # CPI: cycles per instruction
304 system.cpu.ipc 0.085213 # IPC: instructions per cycle
305 system.cpu.tickCycles 12517 # Number of cycles that the object actually ticked
306 system.cpu.idleCycles 62589 # Total number of cycles that the object has spent stopped
307 system.cpu.dcache.tags.replacements 0 # number of replacements
308 system.cpu.dcache.tags.tagsinuse 103.920661 # Cycle average of tags in use
309 system.cpu.dcache.tags.total_refs 1972 # Total number of references to valid blocks.
310 system.cpu.dcache.tags.sampled_refs 169 # Sample count of references to valid blocks.
311 system.cpu.dcache.tags.avg_refs 11.668639 # Average number of references to valid blocks.
312 system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
313 system.cpu.dcache.tags.occ_blocks::cpu.data 103.920661 # Average occupied blocks per requestor
314 system.cpu.dcache.tags.occ_percent::cpu.data 0.025371 # Average percentage of cache occupancy
315 system.cpu.dcache.tags.occ_percent::total 0.025371 # Average percentage of cache occupancy
316 system.cpu.dcache.tags.occ_task_id_blocks::1024 169 # Occupied blocks per task id
317 system.cpu.dcache.tags.age_task_id_blocks_1024::0 22 # Occupied blocks per task id
318 system.cpu.dcache.tags.age_task_id_blocks_1024::1 147 # Occupied blocks per task id
319 system.cpu.dcache.tags.occ_task_id_percent::1024 0.041260 # Percentage of cache occupancy per task id
320 system.cpu.dcache.tags.tag_accesses 4567 # Number of tag accesses
321 system.cpu.dcache.tags.data_accesses 4567 # Number of data accesses
322 system.cpu.dcache.ReadReq_hits::cpu.data 1232 # number of ReadReq hits
323 system.cpu.dcache.ReadReq_hits::total 1232 # number of ReadReq hits
324 system.cpu.dcache.WriteReq_hits::cpu.data 740 # number of WriteReq hits
325 system.cpu.dcache.WriteReq_hits::total 740 # number of WriteReq hits
326 system.cpu.dcache.demand_hits::cpu.data 1972 # number of demand (read+write) hits
327 system.cpu.dcache.demand_hits::total 1972 # number of demand (read+write) hits
328 system.cpu.dcache.overall_hits::cpu.data 1972 # number of overall hits
329 system.cpu.dcache.overall_hits::total 1972 # number of overall hits
330 system.cpu.dcache.ReadReq_misses::cpu.data 102 # number of ReadReq misses
331 system.cpu.dcache.ReadReq_misses::total 102 # number of ReadReq misses
332 system.cpu.dcache.WriteReq_misses::cpu.data 125 # number of WriteReq misses
333 system.cpu.dcache.WriteReq_misses::total 125 # number of WriteReq misses
334 system.cpu.dcache.demand_misses::cpu.data 227 # number of demand (read+write) misses
335 system.cpu.dcache.demand_misses::total 227 # number of demand (read+write) misses
336 system.cpu.dcache.overall_misses::cpu.data 227 # number of overall misses
337 system.cpu.dcache.overall_misses::total 227 # number of overall misses
338 system.cpu.dcache.ReadReq_miss_latency::cpu.data 8311500 # number of ReadReq miss cycles
339 system.cpu.dcache.ReadReq_miss_latency::total 8311500 # number of ReadReq miss cycles
340 system.cpu.dcache.WriteReq_miss_latency::cpu.data 9136500 # number of WriteReq miss cycles
341 system.cpu.dcache.WriteReq_miss_latency::total 9136500 # number of WriteReq miss cycles
342 system.cpu.dcache.demand_miss_latency::cpu.data 17448000 # number of demand (read+write) miss cycles
343 system.cpu.dcache.demand_miss_latency::total 17448000 # number of demand (read+write) miss cycles
344 system.cpu.dcache.overall_miss_latency::cpu.data 17448000 # number of overall miss cycles
345 system.cpu.dcache.overall_miss_latency::total 17448000 # number of overall miss cycles
346 system.cpu.dcache.ReadReq_accesses::cpu.data 1334 # number of ReadReq accesses(hits+misses)
347 system.cpu.dcache.ReadReq_accesses::total 1334 # number of ReadReq accesses(hits+misses)
348 system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses)
349 system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses)
350 system.cpu.dcache.demand_accesses::cpu.data 2199 # number of demand (read+write) accesses
351 system.cpu.dcache.demand_accesses::total 2199 # number of demand (read+write) accesses
352 system.cpu.dcache.overall_accesses::cpu.data 2199 # number of overall (read+write) accesses
353 system.cpu.dcache.overall_accesses::total 2199 # number of overall (read+write) accesses
354 system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076462 # miss rate for ReadReq accesses
355 system.cpu.dcache.ReadReq_miss_rate::total 0.076462 # miss rate for ReadReq accesses
356 system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.144509 # miss rate for WriteReq accesses
357 system.cpu.dcache.WriteReq_miss_rate::total 0.144509 # miss rate for WriteReq accesses
358 system.cpu.dcache.demand_miss_rate::cpu.data 0.103229 # miss rate for demand accesses
359 system.cpu.dcache.demand_miss_rate::total 0.103229 # miss rate for demand accesses
360 system.cpu.dcache.overall_miss_rate::cpu.data 0.103229 # miss rate for overall accesses
361 system.cpu.dcache.overall_miss_rate::total 0.103229 # miss rate for overall accesses
362 system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81485.294118 # average ReadReq miss latency
363 system.cpu.dcache.ReadReq_avg_miss_latency::total 81485.294118 # average ReadReq miss latency
364 system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73092 # average WriteReq miss latency
365 system.cpu.dcache.WriteReq_avg_miss_latency::total 73092 # average WriteReq miss latency
366 system.cpu.dcache.demand_avg_miss_latency::cpu.data 76863.436123 # average overall miss latency
367 system.cpu.dcache.demand_avg_miss_latency::total 76863.436123 # average overall miss latency
368 system.cpu.dcache.overall_avg_miss_latency::cpu.data 76863.436123 # average overall miss latency
369 system.cpu.dcache.overall_avg_miss_latency::total 76863.436123 # average overall miss latency
370 system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
371 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
372 system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
373 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
374 system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
375 system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
376 system.cpu.dcache.fast_writes 0 # number of fast writes performed
377 system.cpu.dcache.cache_copies 0 # number of cache copies performed
378 system.cpu.dcache.ReadReq_mshr_hits::cpu.data 6 # number of ReadReq MSHR hits
379 system.cpu.dcache.ReadReq_mshr_hits::total 6 # number of ReadReq MSHR hits
380 system.cpu.dcache.WriteReq_mshr_hits::cpu.data 52 # number of WriteReq MSHR hits
381 system.cpu.dcache.WriteReq_mshr_hits::total 52 # number of WriteReq MSHR hits
382 system.cpu.dcache.demand_mshr_hits::cpu.data 58 # number of demand (read+write) MSHR hits
383 system.cpu.dcache.demand_mshr_hits::total 58 # number of demand (read+write) MSHR hits
384 system.cpu.dcache.overall_mshr_hits::cpu.data 58 # number of overall MSHR hits
385 system.cpu.dcache.overall_mshr_hits::total 58 # number of overall MSHR hits
386 system.cpu.dcache.ReadReq_mshr_misses::cpu.data 96 # number of ReadReq MSHR misses
387 system.cpu.dcache.ReadReq_mshr_misses::total 96 # number of ReadReq MSHR misses
388 system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses
389 system.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses
390 system.cpu.dcache.demand_mshr_misses::cpu.data 169 # number of demand (read+write) MSHR misses
391 system.cpu.dcache.demand_mshr_misses::total 169 # number of demand (read+write) MSHR misses
392 system.cpu.dcache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses
393 system.cpu.dcache.overall_mshr_misses::total 169 # number of overall MSHR misses
394 system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7818500 # number of ReadReq MSHR miss cycles
395 system.cpu.dcache.ReadReq_mshr_miss_latency::total 7818500 # number of ReadReq MSHR miss cycles
396 system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5371500 # number of WriteReq MSHR miss cycles
397 system.cpu.dcache.WriteReq_mshr_miss_latency::total 5371500 # number of WriteReq MSHR miss cycles
398 system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13190000 # number of demand (read+write) MSHR miss cycles
399 system.cpu.dcache.demand_mshr_miss_latency::total 13190000 # number of demand (read+write) MSHR miss cycles
400 system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13190000 # number of overall MSHR miss cycles
401 system.cpu.dcache.overall_mshr_miss_latency::total 13190000 # number of overall MSHR miss cycles
402 system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.071964 # mshr miss rate for ReadReq accesses
403 system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.071964 # mshr miss rate for ReadReq accesses
404 system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses
405 system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses
406 system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076853 # mshr miss rate for demand accesses
407 system.cpu.dcache.demand_mshr_miss_rate::total 0.076853 # mshr miss rate for demand accesses
408 system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076853 # mshr miss rate for overall accesses
409 system.cpu.dcache.overall_mshr_miss_rate::total 0.076853 # mshr miss rate for overall accesses
410 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81442.708333 # average ReadReq mshr miss latency
411 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81442.708333 # average ReadReq mshr miss latency
412 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73582.191781 # average WriteReq mshr miss latency
413 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73582.191781 # average WriteReq mshr miss latency
414 system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78047.337278 # average overall mshr miss latency
415 system.cpu.dcache.demand_avg_mshr_miss_latency::total 78047.337278 # average overall mshr miss latency
416 system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78047.337278 # average overall mshr miss latency
417 system.cpu.dcache.overall_avg_mshr_miss_latency::total 78047.337278 # average overall mshr miss latency
418 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
419 system.cpu.icache.tags.replacements 0 # number of replacements
420 system.cpu.icache.tags.tagsinuse 175.815240 # Cycle average of tags in use
421 system.cpu.icache.tags.total_refs 2286 # Total number of references to valid blocks.
422 system.cpu.icache.tags.sampled_refs 365 # Sample count of references to valid blocks.
423 system.cpu.icache.tags.avg_refs 6.263014 # Average number of references to valid blocks.
424 system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
425 system.cpu.icache.tags.occ_blocks::cpu.inst 175.815240 # Average occupied blocks per requestor
426 system.cpu.icache.tags.occ_percent::cpu.inst 0.085847 # Average percentage of cache occupancy
427 system.cpu.icache.tags.occ_percent::total 0.085847 # Average percentage of cache occupancy
428 system.cpu.icache.tags.occ_task_id_blocks::1024 365 # Occupied blocks per task id
429 system.cpu.icache.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id
430 system.cpu.icache.tags.age_task_id_blocks_1024::1 259 # Occupied blocks per task id
431 system.cpu.icache.tags.occ_task_id_percent::1024 0.178223 # Percentage of cache occupancy per task id
432 system.cpu.icache.tags.tag_accesses 5667 # Number of tag accesses
433 system.cpu.icache.tags.data_accesses 5667 # Number of data accesses
434 system.cpu.icache.ReadReq_hits::cpu.inst 2286 # number of ReadReq hits
435 system.cpu.icache.ReadReq_hits::total 2286 # number of ReadReq hits
436 system.cpu.icache.demand_hits::cpu.inst 2286 # number of demand (read+write) hits
437 system.cpu.icache.demand_hits::total 2286 # number of demand (read+write) hits
438 system.cpu.icache.overall_hits::cpu.inst 2286 # number of overall hits
439 system.cpu.icache.overall_hits::total 2286 # number of overall hits
440 system.cpu.icache.ReadReq_misses::cpu.inst 365 # number of ReadReq misses
441 system.cpu.icache.ReadReq_misses::total 365 # number of ReadReq misses
442 system.cpu.icache.demand_misses::cpu.inst 365 # number of demand (read+write) misses
443 system.cpu.icache.demand_misses::total 365 # number of demand (read+write) misses
444 system.cpu.icache.overall_misses::cpu.inst 365 # number of overall misses
445 system.cpu.icache.overall_misses::total 365 # number of overall misses
446 system.cpu.icache.ReadReq_miss_latency::cpu.inst 27932500 # number of ReadReq miss cycles
447 system.cpu.icache.ReadReq_miss_latency::total 27932500 # number of ReadReq miss cycles
448 system.cpu.icache.demand_miss_latency::cpu.inst 27932500 # number of demand (read+write) miss cycles
449 system.cpu.icache.demand_miss_latency::total 27932500 # number of demand (read+write) miss cycles
450 system.cpu.icache.overall_miss_latency::cpu.inst 27932500 # number of overall miss cycles
451 system.cpu.icache.overall_miss_latency::total 27932500 # number of overall miss cycles
452 system.cpu.icache.ReadReq_accesses::cpu.inst 2651 # number of ReadReq accesses(hits+misses)
453 system.cpu.icache.ReadReq_accesses::total 2651 # number of ReadReq accesses(hits+misses)
454 system.cpu.icache.demand_accesses::cpu.inst 2651 # number of demand (read+write) accesses
455 system.cpu.icache.demand_accesses::total 2651 # number of demand (read+write) accesses
456 system.cpu.icache.overall_accesses::cpu.inst 2651 # number of overall (read+write) accesses
457 system.cpu.icache.overall_accesses::total 2651 # number of overall (read+write) accesses
458 system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.137684 # miss rate for ReadReq accesses
459 system.cpu.icache.ReadReq_miss_rate::total 0.137684 # miss rate for ReadReq accesses
460 system.cpu.icache.demand_miss_rate::cpu.inst 0.137684 # miss rate for demand accesses
461 system.cpu.icache.demand_miss_rate::total 0.137684 # miss rate for demand accesses
462 system.cpu.icache.overall_miss_rate::cpu.inst 0.137684 # miss rate for overall accesses
463 system.cpu.icache.overall_miss_rate::total 0.137684 # miss rate for overall accesses
464 system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76527.397260 # average ReadReq miss latency
465 system.cpu.icache.ReadReq_avg_miss_latency::total 76527.397260 # average ReadReq miss latency
466 system.cpu.icache.demand_avg_miss_latency::cpu.inst 76527.397260 # average overall miss latency
467 system.cpu.icache.demand_avg_miss_latency::total 76527.397260 # average overall miss latency
468 system.cpu.icache.overall_avg_miss_latency::cpu.inst 76527.397260 # average overall miss latency
469 system.cpu.icache.overall_avg_miss_latency::total 76527.397260 # average overall miss latency
470 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
471 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
472 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
473 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
474 system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
475 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
476 system.cpu.icache.fast_writes 0 # number of fast writes performed
477 system.cpu.icache.cache_copies 0 # number of cache copies performed
478 system.cpu.icache.ReadReq_mshr_misses::cpu.inst 365 # number of ReadReq MSHR misses
479 system.cpu.icache.ReadReq_mshr_misses::total 365 # number of ReadReq MSHR misses
480 system.cpu.icache.demand_mshr_misses::cpu.inst 365 # number of demand (read+write) MSHR misses
481 system.cpu.icache.demand_mshr_misses::total 365 # number of demand (read+write) MSHR misses
482 system.cpu.icache.overall_mshr_misses::cpu.inst 365 # number of overall MSHR misses
483 system.cpu.icache.overall_mshr_misses::total 365 # number of overall MSHR misses
484 system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27567500 # number of ReadReq MSHR miss cycles
485 system.cpu.icache.ReadReq_mshr_miss_latency::total 27567500 # number of ReadReq MSHR miss cycles
486 system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27567500 # number of demand (read+write) MSHR miss cycles
487 system.cpu.icache.demand_mshr_miss_latency::total 27567500 # number of demand (read+write) MSHR miss cycles
488 system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27567500 # number of overall MSHR miss cycles
489 system.cpu.icache.overall_mshr_miss_latency::total 27567500 # number of overall MSHR miss cycles
490 system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.137684 # mshr miss rate for ReadReq accesses
491 system.cpu.icache.ReadReq_mshr_miss_rate::total 0.137684 # mshr miss rate for ReadReq accesses
492 system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.137684 # mshr miss rate for demand accesses
493 system.cpu.icache.demand_mshr_miss_rate::total 0.137684 # mshr miss rate for demand accesses
494 system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.137684 # mshr miss rate for overall accesses
495 system.cpu.icache.overall_mshr_miss_rate::total 0.137684 # mshr miss rate for overall accesses
496 system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75527.397260 # average ReadReq mshr miss latency
497 system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75527.397260 # average ReadReq mshr miss latency
498 system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75527.397260 # average overall mshr miss latency
499 system.cpu.icache.demand_avg_mshr_miss_latency::total 75527.397260 # average overall mshr miss latency
500 system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75527.397260 # average overall mshr miss latency
501 system.cpu.icache.overall_avg_mshr_miss_latency::total 75527.397260 # average overall mshr miss latency
502 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
503 system.cpu.l2cache.tags.replacements 0 # number of replacements
504 system.cpu.l2cache.tags.tagsinuse 233.452540 # Cycle average of tags in use
505 system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks.
506 system.cpu.l2cache.tags.sampled_refs 460 # Sample count of references to valid blocks.
507 system.cpu.l2cache.tags.avg_refs 0.002174 # Average number of references to valid blocks.
508 system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
509 system.cpu.l2cache.tags.occ_blocks::cpu.inst 175.828674 # Average occupied blocks per requestor
510 system.cpu.l2cache.tags.occ_blocks::cpu.data 57.623866 # Average occupied blocks per requestor
511 system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005366 # Average percentage of cache occupancy
512 system.cpu.l2cache.tags.occ_percent::cpu.data 0.001759 # Average percentage of cache occupancy
513 system.cpu.l2cache.tags.occ_percent::total 0.007124 # Average percentage of cache occupancy
514 system.cpu.l2cache.tags.occ_task_id_blocks::1024 460 # Occupied blocks per task id
515 system.cpu.l2cache.tags.age_task_id_blocks_1024::0 122 # Occupied blocks per task id
516 system.cpu.l2cache.tags.age_task_id_blocks_1024::1 338 # Occupied blocks per task id
517 system.cpu.l2cache.tags.occ_task_id_percent::1024 0.014038 # Percentage of cache occupancy per task id
518 system.cpu.l2cache.tags.tag_accesses 4805 # Number of tag accesses
519 system.cpu.l2cache.tags.data_accesses 4805 # Number of data accesses
520 system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1 # number of ReadCleanReq hits
521 system.cpu.l2cache.ReadCleanReq_hits::total 1 # number of ReadCleanReq hits
522 system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits
523 system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits
524 system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits
525 system.cpu.l2cache.overall_hits::total 1 # number of overall hits
526 system.cpu.l2cache.ReadExReq_misses::cpu.data 73 # number of ReadExReq misses
527 system.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses
528 system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 364 # number of ReadCleanReq misses
529 system.cpu.l2cache.ReadCleanReq_misses::total 364 # number of ReadCleanReq misses
530 system.cpu.l2cache.ReadSharedReq_misses::cpu.data 96 # number of ReadSharedReq misses
531 system.cpu.l2cache.ReadSharedReq_misses::total 96 # number of ReadSharedReq misses
532 system.cpu.l2cache.demand_misses::cpu.inst 364 # number of demand (read+write) misses
533 system.cpu.l2cache.demand_misses::cpu.data 169 # number of demand (read+write) misses
534 system.cpu.l2cache.demand_misses::total 533 # number of demand (read+write) misses
535 system.cpu.l2cache.overall_misses::cpu.inst 364 # number of overall misses
536 system.cpu.l2cache.overall_misses::cpu.data 169 # number of overall misses
537 system.cpu.l2cache.overall_misses::total 533 # number of overall misses
538 system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5261000 # number of ReadExReq miss cycles
539 system.cpu.l2cache.ReadExReq_miss_latency::total 5261000 # number of ReadExReq miss cycles
540 system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 27008000 # number of ReadCleanReq miss cycles
541 system.cpu.l2cache.ReadCleanReq_miss_latency::total 27008000 # number of ReadCleanReq miss cycles
542 system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7673000 # number of ReadSharedReq miss cycles
543 system.cpu.l2cache.ReadSharedReq_miss_latency::total 7673000 # number of ReadSharedReq miss cycles
544 system.cpu.l2cache.demand_miss_latency::cpu.inst 27008000 # number of demand (read+write) miss cycles
545 system.cpu.l2cache.demand_miss_latency::cpu.data 12934000 # number of demand (read+write) miss cycles
546 system.cpu.l2cache.demand_miss_latency::total 39942000 # number of demand (read+write) miss cycles
547 system.cpu.l2cache.overall_miss_latency::cpu.inst 27008000 # number of overall miss cycles
548 system.cpu.l2cache.overall_miss_latency::cpu.data 12934000 # number of overall miss cycles
549 system.cpu.l2cache.overall_miss_latency::total 39942000 # number of overall miss cycles
550 system.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses)
551 system.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses)
552 system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 365 # number of ReadCleanReq accesses(hits+misses)
553 system.cpu.l2cache.ReadCleanReq_accesses::total 365 # number of ReadCleanReq accesses(hits+misses)
554 system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 96 # number of ReadSharedReq accesses(hits+misses)
555 system.cpu.l2cache.ReadSharedReq_accesses::total 96 # number of ReadSharedReq accesses(hits+misses)
556 system.cpu.l2cache.demand_accesses::cpu.inst 365 # number of demand (read+write) accesses
557 system.cpu.l2cache.demand_accesses::cpu.data 169 # number of demand (read+write) accesses
558 system.cpu.l2cache.demand_accesses::total 534 # number of demand (read+write) accesses
559 system.cpu.l2cache.overall_accesses::cpu.inst 365 # number of overall (read+write) accesses
560 system.cpu.l2cache.overall_accesses::cpu.data 169 # number of overall (read+write) accesses
561 system.cpu.l2cache.overall_accesses::total 534 # number of overall (read+write) accesses
562 system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
563 system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
564 system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.997260 # miss rate for ReadCleanReq accesses
565 system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.997260 # miss rate for ReadCleanReq accesses
566 system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses
567 system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses
568 system.cpu.l2cache.demand_miss_rate::cpu.inst 0.997260 # miss rate for demand accesses
569 system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses
570 system.cpu.l2cache.demand_miss_rate::total 0.998127 # miss rate for demand accesses
571 system.cpu.l2cache.overall_miss_rate::cpu.inst 0.997260 # miss rate for overall accesses
572 system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses
573 system.cpu.l2cache.overall_miss_rate::total 0.998127 # miss rate for overall accesses
574 system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72068.493151 # average ReadExReq miss latency
575 system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72068.493151 # average ReadExReq miss latency
576 system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74197.802198 # average ReadCleanReq miss latency
577 system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74197.802198 # average ReadCleanReq miss latency
578 system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 79927.083333 # average ReadSharedReq miss latency
579 system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 79927.083333 # average ReadSharedReq miss latency
580 system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74197.802198 # average overall miss latency
581 system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76532.544379 # average overall miss latency
582 system.cpu.l2cache.demand_avg_miss_latency::total 74938.086304 # average overall miss latency
583 system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74197.802198 # average overall miss latency
584 system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76532.544379 # average overall miss latency
585 system.cpu.l2cache.overall_avg_miss_latency::total 74938.086304 # average overall miss latency
586 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
587 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
588 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
589 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
590 system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
591 system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
592 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
593 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
594 system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 # number of ReadExReq MSHR misses
595 system.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses
596 system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 364 # number of ReadCleanReq MSHR misses
597 system.cpu.l2cache.ReadCleanReq_mshr_misses::total 364 # number of ReadCleanReq MSHR misses
598 system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 96 # number of ReadSharedReq MSHR misses
599 system.cpu.l2cache.ReadSharedReq_mshr_misses::total 96 # number of ReadSharedReq MSHR misses
600 system.cpu.l2cache.demand_mshr_misses::cpu.inst 364 # number of demand (read+write) MSHR misses
601 system.cpu.l2cache.demand_mshr_misses::cpu.data 169 # number of demand (read+write) MSHR misses
602 system.cpu.l2cache.demand_mshr_misses::total 533 # number of demand (read+write) MSHR misses
603 system.cpu.l2cache.overall_mshr_misses::cpu.inst 364 # number of overall MSHR misses
604 system.cpu.l2cache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses
605 system.cpu.l2cache.overall_mshr_misses::total 533 # number of overall MSHR misses
606 system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4531000 # number of ReadExReq MSHR miss cycles
607 system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4531000 # number of ReadExReq MSHR miss cycles
608 system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 23368000 # number of ReadCleanReq MSHR miss cycles
609 system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 23368000 # number of ReadCleanReq MSHR miss cycles
610 system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6713000 # number of ReadSharedReq MSHR miss cycles
611 system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6713000 # number of ReadSharedReq MSHR miss cycles
612 system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 23368000 # number of demand (read+write) MSHR miss cycles
613 system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11244000 # number of demand (read+write) MSHR miss cycles
614 system.cpu.l2cache.demand_mshr_miss_latency::total 34612000 # number of demand (read+write) MSHR miss cycles
615 system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 23368000 # number of overall MSHR miss cycles
616 system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11244000 # number of overall MSHR miss cycles
617 system.cpu.l2cache.overall_mshr_miss_latency::total 34612000 # number of overall MSHR miss cycles
618 system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
619 system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
620 system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for ReadCleanReq accesses
621 system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.997260 # mshr miss rate for ReadCleanReq accesses
622 system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses
623 system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses
624 system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for demand accesses
625 system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses
626 system.cpu.l2cache.demand_mshr_miss_rate::total 0.998127 # mshr miss rate for demand accesses
627 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for overall accesses
628 system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses
629 system.cpu.l2cache.overall_mshr_miss_rate::total 0.998127 # mshr miss rate for overall accesses
630 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62068.493151 # average ReadExReq mshr miss latency
631 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62068.493151 # average ReadExReq mshr miss latency
632 system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64197.802198 # average ReadCleanReq mshr miss latency
633 system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64197.802198 # average ReadCleanReq mshr miss latency
634 system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69927.083333 # average ReadSharedReq mshr miss latency
635 system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69927.083333 # average ReadSharedReq mshr miss latency
636 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64197.802198 # average overall mshr miss latency
637 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66532.544379 # average overall mshr miss latency
638 system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64938.086304 # average overall mshr miss latency
639 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64197.802198 # average overall mshr miss latency
640 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66532.544379 # average overall mshr miss latency
641 system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64938.086304 # average overall mshr miss latency
642 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
643 system.cpu.toL2Bus.snoop_filter.tot_requests 534 # Total number of requests made to the snoop filter.
644 system.cpu.toL2Bus.snoop_filter.hit_single_requests 1 # Number of requests hitting in the snoop filter with a single holder of the requested data.
645 system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
646 system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
647 system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
648 system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
649 system.cpu.toL2Bus.trans_dist::ReadResp 461 # Transaction distribution
650 system.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution
651 system.cpu.toL2Bus.trans_dist::ReadExResp 73 # Transaction distribution
652 system.cpu.toL2Bus.trans_dist::ReadCleanReq 365 # Transaction distribution
653 system.cpu.toL2Bus.trans_dist::ReadSharedReq 96 # Transaction distribution
654 system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 730 # Packet count per connected master and slave (bytes)
655 system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 338 # Packet count per connected master and slave (bytes)
656 system.cpu.toL2Bus.pkt_count::total 1068 # Packet count per connected master and slave (bytes)
657 system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 23360 # Cumulative packet size per connected master and slave (bytes)
658 system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10816 # Cumulative packet size per connected master and slave (bytes)
659 system.cpu.toL2Bus.pkt_size::total 34176 # Cumulative packet size per connected master and slave (bytes)
660 system.cpu.toL2Bus.snoops 0 # Total snoops (count)
661 system.cpu.toL2Bus.snoop_fanout::samples 534 # Request fanout histogram
662 system.cpu.toL2Bus.snoop_fanout::mean 0.001873 # Request fanout histogram
663 system.cpu.toL2Bus.snoop_fanout::stdev 0.043274 # Request fanout histogram
664 system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
665 system.cpu.toL2Bus.snoop_fanout::0 533 99.81% 99.81% # Request fanout histogram
666 system.cpu.toL2Bus.snoop_fanout::1 1 0.19% 100.00% # Request fanout histogram
667 system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
668 system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
669 system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
670 system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
671 system.cpu.toL2Bus.snoop_fanout::total 534 # Request fanout histogram
672 system.cpu.toL2Bus.reqLayer0.occupancy 267000 # Layer occupancy (ticks)
673 system.cpu.toL2Bus.reqLayer0.utilization 0.7 # Layer utilization (%)
674 system.cpu.toL2Bus.respLayer0.occupancy 547500 # Layer occupancy (ticks)
675 system.cpu.toL2Bus.respLayer0.utilization 1.5 # Layer utilization (%)
676 system.cpu.toL2Bus.respLayer1.occupancy 253500 # Layer occupancy (ticks)
677 system.cpu.toL2Bus.respLayer1.utilization 0.7 # Layer utilization (%)
678 system.membus.trans_dist::ReadResp 460 # Transaction distribution
679 system.membus.trans_dist::ReadExReq 73 # Transaction distribution
680 system.membus.trans_dist::ReadExResp 73 # Transaction distribution
681 system.membus.trans_dist::ReadSharedReq 460 # Transaction distribution
682 system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1066 # Packet count per connected master and slave (bytes)
683 system.membus.pkt_count::total 1066 # Packet count per connected master and slave (bytes)
684 system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34112 # Cumulative packet size per connected master and slave (bytes)
685 system.membus.pkt_size::total 34112 # Cumulative packet size per connected master and slave (bytes)
686 system.membus.snoops 0 # Total snoops (count)
687 system.membus.snoop_fanout::samples 533 # Request fanout histogram
688 system.membus.snoop_fanout::mean 0 # Request fanout histogram
689 system.membus.snoop_fanout::stdev 0 # Request fanout histogram
690 system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
691 system.membus.snoop_fanout::0 533 100.00% 100.00% # Request fanout histogram
692 system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
693 system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
694 system.membus.snoop_fanout::min_value 0 # Request fanout histogram
695 system.membus.snoop_fanout::max_value 0 # Request fanout histogram
696 system.membus.snoop_fanout::total 533 # Request fanout histogram
697 system.membus.reqLayer0.occupancy 602500 # Layer occupancy (ticks)
698 system.membus.reqLayer0.utilization 1.6 # Layer utilization (%)
699 system.membus.respLayer1.occupancy 2833000 # Layer occupancy (ticks)
700 system.membus.respLayer1.utilization 7.5 # Layer utilization (%)
702 ---------- End Simulation Statistics ----------
projects / gem5.git / blob