2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.000012 # Number of seconds simulated
4 sim_ticks 12004500 # Number of ticks simulated
5 final_tick 12004500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 38695 # Simulator instruction rate (inst/s)
8 host_tick_rate 72731813 # Simulator tick rate (ticks/s)
9 host_mem_usage 208040 # Number of bytes of host memory used
10 host_seconds 0.17 # Real time elapsed on the host
11 sim_insts 6386 # Number of instructions simulated
12 system.physmem.bytes_read 31040 # Number of bytes read from this memory
13 system.physmem.bytes_inst_read 19904 # Number of instructions bytes read from this memory
14 system.physmem.bytes_written 0 # Number of bytes written to this memory
15 system.physmem.num_reads 485 # Number of read requests responded to by this memory
16 system.physmem.num_writes 0 # Number of write requests responded to by this memory
17 system.physmem.num_other 0 # Number of other requests responded to by this memory
18 system.physmem.bw_read 2585697030 # Total read bandwidth from this memory (bytes/s)
19 system.physmem.bw_inst_read 1658044900 # Instruction read bandwidth from this memory (bytes/s)
20 system.physmem.bw_total 2585697030 # Total bandwidth to/from this memory (bytes/s)
21 system.cpu.dtb.fetch_hits 0 # ITB hits
22 system.cpu.dtb.fetch_misses 0 # ITB misses
23 system.cpu.dtb.fetch_acv 0 # ITB acv
24 system.cpu.dtb.fetch_accesses 0 # ITB accesses
25 system.cpu.dtb.read_hits 1860 # DTB read hits
26 system.cpu.dtb.read_misses 44 # DTB read misses
27 system.cpu.dtb.read_acv 0 # DTB read access violations
28 system.cpu.dtb.read_accesses 1904 # DTB read accesses
29 system.cpu.dtb.write_hits 1041 # DTB write hits
30 system.cpu.dtb.write_misses 28 # DTB write misses
31 system.cpu.dtb.write_acv 0 # DTB write access violations
32 system.cpu.dtb.write_accesses 1069 # DTB write accesses
33 system.cpu.dtb.data_hits 2901 # DTB hits
34 system.cpu.dtb.data_misses 72 # DTB misses
35 system.cpu.dtb.data_acv 0 # DTB access violations
36 system.cpu.dtb.data_accesses 2973 # DTB accesses
37 system.cpu.itb.fetch_hits 2039 # ITB hits
38 system.cpu.itb.fetch_misses 29 # ITB misses
39 system.cpu.itb.fetch_acv 0 # ITB acv
40 system.cpu.itb.fetch_accesses 2068 # ITB accesses
41 system.cpu.itb.read_hits 0 # DTB read hits
42 system.cpu.itb.read_misses 0 # DTB read misses
43 system.cpu.itb.read_acv 0 # DTB read access violations
44 system.cpu.itb.read_accesses 0 # DTB read accesses
45 system.cpu.itb.write_hits 0 # DTB write hits
46 system.cpu.itb.write_misses 0 # DTB write misses
47 system.cpu.itb.write_acv 0 # DTB write access violations
48 system.cpu.itb.write_accesses 0 # DTB write accesses
49 system.cpu.itb.data_hits 0 # DTB hits
50 system.cpu.itb.data_misses 0 # DTB misses
51 system.cpu.itb.data_acv 0 # DTB access violations
52 system.cpu.itb.data_accesses 0 # DTB accesses
53 system.cpu.workload.num_syscalls 17 # Number of system calls
54 system.cpu.numCycles 24010 # number of cpu cycles simulated
55 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
56 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
57 system.cpu.BPredUnit.lookups 2507 # Number of BP lookups
58 system.cpu.BPredUnit.condPredicted 1457 # Number of conditional branches predicted
59 system.cpu.BPredUnit.condIncorrect 459 # Number of conditional branches incorrect
60 system.cpu.BPredUnit.BTBLookups 1937 # Number of BTB lookups
61 system.cpu.BPredUnit.BTBHits 718 # Number of BTB hits
62 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
63 system.cpu.BPredUnit.usedRAS 373 # Number of times the RAS was used to get a target.
64 system.cpu.BPredUnit.RASInCorrect 67 # Number of incorrect RAS predictions.
65 system.cpu.fetch.icacheStallCycles 7150 # Number of cycles fetch is stalled on an Icache miss
66 system.cpu.fetch.Insts 14456 # Number of instructions fetch has processed
67 system.cpu.fetch.Branches 2507 # Number of branches that fetch encountered
68 system.cpu.fetch.predictedBranches 1091 # Number of branches that fetch has predicted taken
69 system.cpu.fetch.Cycles 2619 # Number of cycles fetch has run and was not squashing or blocked
70 system.cpu.fetch.SquashCycles 1556 # Number of cycles fetch has spent squashing
71 system.cpu.fetch.BlockedCycles 1112 # Number of cycles fetch has spent blocked
72 system.cpu.fetch.MiscStallCycles 24 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
73 system.cpu.fetch.PendingTrapStallCycles 631 # Number of stall cycles due to pending traps
74 system.cpu.fetch.CacheLines 2039 # Number of cache lines fetched
75 system.cpu.fetch.IcacheSquashes 318 # Number of outstanding Icache misses that were squashed
76 system.cpu.fetch.rateDist::samples 12592 # Number of instructions fetched each cycle (Total)
77 system.cpu.fetch.rateDist::mean 1.148030 # Number of instructions fetched each cycle (Total)
78 system.cpu.fetch.rateDist::stdev 2.530696 # Number of instructions fetched each cycle (Total)
79 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
80 system.cpu.fetch.rateDist::0 9973 79.20% 79.20% # Number of instructions fetched each cycle (Total)
81 system.cpu.fetch.rateDist::1 274 2.18% 81.38% # Number of instructions fetched each cycle (Total)
82 system.cpu.fetch.rateDist::2 224 1.78% 83.16% # Number of instructions fetched each cycle (Total)
83 system.cpu.fetch.rateDist::3 222 1.76% 84.92% # Number of instructions fetched each cycle (Total)
84 system.cpu.fetch.rateDist::4 234 1.86% 86.78% # Number of instructions fetched each cycle (Total)
85 system.cpu.fetch.rateDist::5 178 1.41% 88.19% # Number of instructions fetched each cycle (Total)
86 system.cpu.fetch.rateDist::6 257 2.04% 90.23% # Number of instructions fetched each cycle (Total)
87 system.cpu.fetch.rateDist::7 140 1.11% 91.34% # Number of instructions fetched each cycle (Total)
88 system.cpu.fetch.rateDist::8 1090 8.66% 100.00% # Number of instructions fetched each cycle (Total)
89 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
90 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
91 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
92 system.cpu.fetch.rateDist::total 12592 # Number of instructions fetched each cycle (Total)
93 system.cpu.fetch.branchRate 0.104415 # Number of branch fetches per cycle
94 system.cpu.fetch.rate 0.602082 # Number of inst fetches per cycle
95 system.cpu.decode.IdleCycles 7970 # Number of cycles decode is idle
96 system.cpu.decode.BlockedCycles 1126 # Number of cycles decode is blocked
97 system.cpu.decode.RunCycles 2449 # Number of cycles decode is running
98 system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking
99 system.cpu.decode.SquashCycles 978 # Number of cycles decode is squashing
100 system.cpu.decode.BranchResolved 214 # Number of times decode resolved a branch
101 system.cpu.decode.BranchMispred 85 # Number of times decode detected a branch misprediction
102 system.cpu.decode.DecodedInsts 13378 # Number of instructions handled by decode
103 system.cpu.decode.SquashedInsts 215 # Number of squashed instructions handled by decode
104 system.cpu.rename.SquashCycles 978 # Number of cycles rename is squashing
105 system.cpu.rename.IdleCycles 8160 # Number of cycles rename is idle
106 system.cpu.rename.BlockCycles 432 # Number of cycles rename is blocking
107 system.cpu.rename.serializeStallCycles 358 # count of cycles rename stalled for serializing inst
108 system.cpu.rename.RunCycles 2318 # Number of cycles rename is running
109 system.cpu.rename.UnblockCycles 346 # Number of cycles rename is unblocking
110 system.cpu.rename.RenamedInsts 12829 # Number of instructions processed by rename
111 system.cpu.rename.IQFullEvents 11 # Number of times rename has blocked due to IQ full
112 system.cpu.rename.LSQFullEvents 291 # Number of times rename has blocked due to LSQ full
113 system.cpu.rename.RenamedOperands 9573 # Number of destination operands rename has renamed
114 system.cpu.rename.RenameLookups 16037 # Number of register rename lookups that rename has made
115 system.cpu.rename.int_rename_lookups 16020 # Number of integer rename lookups
116 system.cpu.rename.fp_rename_lookups 17 # Number of floating rename lookups
117 system.cpu.rename.CommittedMaps 4583 # Number of HB maps that are committed
118 system.cpu.rename.UndoneMaps 4990 # Number of HB maps that are undone due to squashing
119 system.cpu.rename.serializingInsts 28 # count of serializing insts renamed
120 system.cpu.rename.tempSerializingInsts 22 # count of temporary serializing insts renamed
121 system.cpu.rename.skidInsts 881 # count of insts added to the skid buffer
122 system.cpu.memDep0.insertedLoads 2391 # Number of loads inserted to the mem dependence unit.
123 system.cpu.memDep0.insertedStores 1271 # Number of stores inserted to the mem dependence unit.
124 system.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads.
125 system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores.
126 system.cpu.iq.iqInstsAdded 11558 # Number of instructions added to the IQ (excludes non-spec)
127 system.cpu.iq.iqNonSpecInstsAdded 27 # Number of non-speculative instructions added to the IQ
128 system.cpu.iq.iqInstsIssued 9757 # Number of instructions issued
129 system.cpu.iq.iqSquashedInstsIssued 47 # Number of squashed instructions issued
130 system.cpu.iq.iqSquashedInstsExamined 4883 # Number of squashed instructions iterated over during squash; mainly for profiling
131 system.cpu.iq.iqSquashedOperandsExamined 2853 # Number of squashed operands that are examined and possibly removed from graph
132 system.cpu.iq.iqSquashedNonSpecRemoved 10 # Number of squashed non-spec instructions that were removed
133 system.cpu.iq.issued_per_cycle::samples 12592 # Number of insts issued each cycle
134 system.cpu.iq.issued_per_cycle::mean 0.774857 # Number of insts issued each cycle
135 system.cpu.iq.issued_per_cycle::stdev 1.395692 # Number of insts issued each cycle
136 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
137 system.cpu.iq.issued_per_cycle::0 8510 67.58% 67.58% # Number of insts issued each cycle
138 system.cpu.iq.issued_per_cycle::1 1462 11.61% 79.19% # Number of insts issued each cycle
139 system.cpu.iq.issued_per_cycle::2 1072 8.51% 87.71% # Number of insts issued each cycle
140 system.cpu.iq.issued_per_cycle::3 685 5.44% 93.15% # Number of insts issued each cycle
141 system.cpu.iq.issued_per_cycle::4 440 3.49% 96.64% # Number of insts issued each cycle
142 system.cpu.iq.issued_per_cycle::5 254 2.02% 98.66% # Number of insts issued each cycle
143 system.cpu.iq.issued_per_cycle::6 128 1.02% 99.67% # Number of insts issued each cycle
144 system.cpu.iq.issued_per_cycle::7 30 0.24% 99.91% # Number of insts issued each cycle
145 system.cpu.iq.issued_per_cycle::8 11 0.09% 100.00% # Number of insts issued each cycle
146 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
147 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
148 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
149 system.cpu.iq.issued_per_cycle::total 12592 # Number of insts issued each cycle
150 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
151 system.cpu.iq.fu_full::IntAlu 13 12.26% 12.26% # attempts to use FU when none available
152 system.cpu.iq.fu_full::IntMult 0 0.00% 12.26% # attempts to use FU when none available
153 system.cpu.iq.fu_full::IntDiv 0 0.00% 12.26% # attempts to use FU when none available
154 system.cpu.iq.fu_full::FloatAdd 0 0.00% 12.26% # attempts to use FU when none available
155 system.cpu.iq.fu_full::FloatCmp 0 0.00% 12.26% # attempts to use FU when none available
156 system.cpu.iq.fu_full::FloatCvt 0 0.00% 12.26% # attempts to use FU when none available
157 system.cpu.iq.fu_full::FloatMult 0 0.00% 12.26% # attempts to use FU when none available
158 system.cpu.iq.fu_full::FloatDiv 0 0.00% 12.26% # attempts to use FU when none available
159 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 12.26% # attempts to use FU when none available
160 system.cpu.iq.fu_full::SimdAdd 0 0.00% 12.26% # attempts to use FU when none available
161 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 12.26% # attempts to use FU when none available
162 system.cpu.iq.fu_full::SimdAlu 0 0.00% 12.26% # attempts to use FU when none available
163 system.cpu.iq.fu_full::SimdCmp 0 0.00% 12.26% # attempts to use FU when none available
164 system.cpu.iq.fu_full::SimdCvt 0 0.00% 12.26% # attempts to use FU when none available
165 system.cpu.iq.fu_full::SimdMisc 0 0.00% 12.26% # attempts to use FU when none available
166 system.cpu.iq.fu_full::SimdMult 0 0.00% 12.26% # attempts to use FU when none available
167 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 12.26% # attempts to use FU when none available
168 system.cpu.iq.fu_full::SimdShift 0 0.00% 12.26% # attempts to use FU when none available
169 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 12.26% # attempts to use FU when none available
170 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 12.26% # attempts to use FU when none available
171 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 12.26% # attempts to use FU when none available
172 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 12.26% # attempts to use FU when none available
173 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 12.26% # attempts to use FU when none available
174 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 12.26% # attempts to use FU when none available
175 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 12.26% # attempts to use FU when none available
176 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 12.26% # attempts to use FU when none available
177 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 12.26% # attempts to use FU when none available
178 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 12.26% # attempts to use FU when none available
179 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 12.26% # attempts to use FU when none available
180 system.cpu.iq.fu_full::MemRead 54 50.94% 63.21% # attempts to use FU when none available
181 system.cpu.iq.fu_full::MemWrite 39 36.79% 100.00% # attempts to use FU when none available
182 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
183 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
184 system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued
185 system.cpu.iq.FU_type_0::IntAlu 6575 67.39% 67.41% # Type of FU issued
186 system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.42% # Type of FU issued
187 system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.42% # Type of FU issued
188 system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.44% # Type of FU issued
189 system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.44% # Type of FU issued
190 system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.44% # Type of FU issued
191 system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.44% # Type of FU issued
192 system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.44% # Type of FU issued
193 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.44% # Type of FU issued
194 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.44% # Type of FU issued
195 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.44% # Type of FU issued
196 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.44% # Type of FU issued
197 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.44% # Type of FU issued
198 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.44% # Type of FU issued
199 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.44% # Type of FU issued
200 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.44% # Type of FU issued
201 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.44% # Type of FU issued
202 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.44% # Type of FU issued
203 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.44% # Type of FU issued
204 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.44% # Type of FU issued
205 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.44% # Type of FU issued
206 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.44% # Type of FU issued
207 system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.44% # Type of FU issued
208 system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.44% # Type of FU issued
209 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.44% # Type of FU issued
210 system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.44% # Type of FU issued
211 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.44% # Type of FU issued
212 system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.44% # Type of FU issued
213 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.44% # Type of FU issued
214 system.cpu.iq.FU_type_0::MemRead 2074 21.26% 88.70% # Type of FU issued
215 system.cpu.iq.FU_type_0::MemWrite 1103 11.30% 100.00% # Type of FU issued
216 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
217 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
218 system.cpu.iq.FU_type_0::total 9757 # Type of FU issued
219 system.cpu.iq.rate 0.406372 # Inst issue rate
220 system.cpu.iq.fu_busy_cnt 106 # FU busy when requested
221 system.cpu.iq.fu_busy_rate 0.010864 # FU busy rate (busy events/executed inst)
222 system.cpu.iq.int_inst_queue_reads 32238 # Number of integer instruction queue reads
223 system.cpu.iq.int_inst_queue_writes 16474 # Number of integer instruction queue writes
224 system.cpu.iq.int_inst_queue_wakeup_accesses 8982 # Number of integer instruction queue wakeup accesses
225 system.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads
226 system.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes
227 system.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses
228 system.cpu.iq.int_alu_accesses 9850 # Number of integer alu accesses
229 system.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses
230 system.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores
231 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
232 system.cpu.iew.lsq.thread0.squashedLoads 1206 # Number of loads squashed
233 system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed
234 system.cpu.iew.lsq.thread0.memOrderViolation 17 # Number of memory ordering violations
235 system.cpu.iew.lsq.thread0.squashedStores 406 # Number of stores squashed
236 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
237 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
238 system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled
239 system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
240 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
241 system.cpu.iew.iewSquashCycles 978 # Number of cycles IEW is squashing
242 system.cpu.iew.iewBlockCycles 150 # Number of cycles IEW is blocking
243 system.cpu.iew.iewUnblockCycles 8 # Number of cycles IEW is unblocking
244 system.cpu.iew.iewDispatchedInsts 11665 # Number of instructions dispatched to IQ
245 system.cpu.iew.iewDispSquashedInsts 142 # Number of squashed instructions skipped by dispatch
246 system.cpu.iew.iewDispLoadInsts 2391 # Number of dispatched load instructions
247 system.cpu.iew.iewDispStoreInsts 1271 # Number of dispatched store instructions
248 system.cpu.iew.iewDispNonSpecInsts 27 # Number of dispatched non-speculative instructions
249 system.cpu.iew.iewIQFullEvents 5 # Number of times the IQ has become full, causing a stall
250 system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
251 system.cpu.iew.memOrderViolationEvents 17 # Number of memory order violations
252 system.cpu.iew.predictedTakenIncorrect 120 # Number of branches that were predicted taken incorrectly
253 system.cpu.iew.predictedNotTakenIncorrect 327 # Number of branches that were predicted not taken incorrectly
254 system.cpu.iew.branchMispredicts 447 # Number of branch mispredicts detected at execute
255 system.cpu.iew.iewExecutedInsts 9313 # Number of executed instructions
256 system.cpu.iew.iewExecLoadInsts 1914 # Number of load instructions executed
257 system.cpu.iew.iewExecSquashedInsts 444 # Number of squashed instructions skipped in execute
258 system.cpu.iew.exec_swp 0 # number of swp insts executed
259 system.cpu.iew.exec_nop 80 # number of nop insts executed
260 system.cpu.iew.exec_refs 2985 # number of memory reference insts executed
261 system.cpu.iew.exec_branches 1504 # Number of branches executed
262 system.cpu.iew.exec_stores 1071 # Number of stores executed
263 system.cpu.iew.exec_rate 0.387880 # Inst execution rate
264 system.cpu.iew.wb_sent 9119 # cumulative count of insts sent to commit
265 system.cpu.iew.wb_count 8992 # cumulative count of insts written-back
266 system.cpu.iew.wb_producers 4719 # num instructions producing a value
267 system.cpu.iew.wb_consumers 6404 # num instructions consuming a value
268 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
269 system.cpu.iew.wb_rate 0.374511 # insts written-back per cycle
270 system.cpu.iew.wb_fanout 0.736883 # average fanout of values written-back
271 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
272 system.cpu.commit.commitCommittedInsts 6403 # The number of committed instructions
273 system.cpu.commit.commitSquashedInsts 5259 # The number of squashed insts skipped by commit
274 system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards
275 system.cpu.commit.branchMispredicts 381 # The number of times a branch was mispredicted
276 system.cpu.commit.committed_per_cycle::samples 11614 # Number of insts commited each cycle
277 system.cpu.commit.committed_per_cycle::mean 0.551317 # Number of insts commited each cycle
278 system.cpu.commit.committed_per_cycle::stdev 1.413084 # Number of insts commited each cycle
279 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
280 system.cpu.commit.committed_per_cycle::0 8938 76.96% 76.96% # Number of insts commited each cycle
281 system.cpu.commit.committed_per_cycle::1 1410 12.14% 89.10% # Number of insts commited each cycle
282 system.cpu.commit.committed_per_cycle::2 462 3.98% 93.08% # Number of insts commited each cycle
283 system.cpu.commit.committed_per_cycle::3 240 2.07% 95.14% # Number of insts commited each cycle
284 system.cpu.commit.committed_per_cycle::4 159 1.37% 96.51% # Number of insts commited each cycle
285 system.cpu.commit.committed_per_cycle::5 87 0.75% 97.26% # Number of insts commited each cycle
286 system.cpu.commit.committed_per_cycle::6 110 0.95% 98.21% # Number of insts commited each cycle
287 system.cpu.commit.committed_per_cycle::7 46 0.40% 98.61% # Number of insts commited each cycle
288 system.cpu.commit.committed_per_cycle::8 162 1.39% 100.00% # Number of insts commited each cycle
289 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
290 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
291 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
292 system.cpu.commit.committed_per_cycle::total 11614 # Number of insts commited each cycle
293 system.cpu.commit.count 6403 # Number of instructions committed
294 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
295 system.cpu.commit.refs 2050 # Number of memory references committed
296 system.cpu.commit.loads 1185 # Number of loads committed
297 system.cpu.commit.membars 0 # Number of memory barriers committed
298 system.cpu.commit.branches 1051 # Number of branches committed
299 system.cpu.commit.fp_insts 10 # Number of committed floating point instructions.
300 system.cpu.commit.int_insts 6321 # Number of committed integer instructions.
301 system.cpu.commit.function_calls 127 # Number of function calls committed.
302 system.cpu.commit.bw_lim_events 162 # number cycles where commit BW limit reached
303 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
304 system.cpu.rob.rob_reads 22763 # The number of ROB reads
305 system.cpu.rob.rob_writes 24313 # The number of ROB writes
306 system.cpu.timesIdled 230 # Number of times that the entire CPU went into an idle state and unscheduled itself
307 system.cpu.idleCycles 11418 # Total number of cycles that the CPU has spent unscheduled due to idling
308 system.cpu.committedInsts 6386 # Number of Instructions Simulated
309 system.cpu.committedInsts_total 6386 # Number of Instructions Simulated
310 system.cpu.cpi 3.759787 # CPI: Cycles Per Instruction
311 system.cpu.cpi_total 3.759787 # CPI: Total CPI of All Threads
312 system.cpu.ipc 0.265973 # IPC: Instructions Per Cycle
313 system.cpu.ipc_total 0.265973 # IPC: Total IPC of All Threads
314 system.cpu.int_regfile_reads 11830 # number of integer regfile reads
315 system.cpu.int_regfile_writes 6732 # number of integer regfile writes
316 system.cpu.fp_regfile_reads 8 # number of floating regfile reads
317 system.cpu.fp_regfile_writes 2 # number of floating regfile writes
318 system.cpu.misc_regfile_reads 1 # number of misc regfile reads
319 system.cpu.misc_regfile_writes 1 # number of misc regfile writes
320 system.cpu.icache.replacements 0 # number of replacements
321 system.cpu.icache.tagsinuse 160.112304 # Cycle average of tags in use
322 system.cpu.icache.total_refs 1606 # Total number of references to valid blocks.
323 system.cpu.icache.sampled_refs 312 # Sample count of references to valid blocks.
324 system.cpu.icache.avg_refs 5.147436 # Average number of references to valid blocks.
325 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
326 system.cpu.icache.occ_blocks::0 160.112304 # Average occupied blocks per context
327 system.cpu.icache.occ_percent::0 0.078180 # Average percentage of cache occupancy
328 system.cpu.icache.ReadReq_hits 1606 # number of ReadReq hits
329 system.cpu.icache.demand_hits 1606 # number of demand (read+write) hits
330 system.cpu.icache.overall_hits 1606 # number of overall hits
331 system.cpu.icache.ReadReq_misses 433 # number of ReadReq misses
332 system.cpu.icache.demand_misses 433 # number of demand (read+write) misses
333 system.cpu.icache.overall_misses 433 # number of overall misses
334 system.cpu.icache.ReadReq_miss_latency 15431000 # number of ReadReq miss cycles
335 system.cpu.icache.demand_miss_latency 15431000 # number of demand (read+write) miss cycles
336 system.cpu.icache.overall_miss_latency 15431000 # number of overall miss cycles
337 system.cpu.icache.ReadReq_accesses 2039 # number of ReadReq accesses(hits+misses)
338 system.cpu.icache.demand_accesses 2039 # number of demand (read+write) accesses
339 system.cpu.icache.overall_accesses 2039 # number of overall (read+write) accesses
340 system.cpu.icache.ReadReq_miss_rate 0.212359 # miss rate for ReadReq accesses
341 system.cpu.icache.demand_miss_rate 0.212359 # miss rate for demand accesses
342 system.cpu.icache.overall_miss_rate 0.212359 # miss rate for overall accesses
343 system.cpu.icache.ReadReq_avg_miss_latency 35637.413395 # average ReadReq miss latency
344 system.cpu.icache.demand_avg_miss_latency 35637.413395 # average overall miss latency
345 system.cpu.icache.overall_avg_miss_latency 35637.413395 # average overall miss latency
346 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
347 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
348 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
349 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
350 system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
351 system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
352 system.cpu.icache.fast_writes 0 # number of fast writes performed
353 system.cpu.icache.cache_copies 0 # number of cache copies performed
354 system.cpu.icache.writebacks 0 # number of writebacks
355 system.cpu.icache.ReadReq_mshr_hits 121 # number of ReadReq MSHR hits
356 system.cpu.icache.demand_mshr_hits 121 # number of demand (read+write) MSHR hits
357 system.cpu.icache.overall_mshr_hits 121 # number of overall MSHR hits
358 system.cpu.icache.ReadReq_mshr_misses 312 # number of ReadReq MSHR misses
359 system.cpu.icache.demand_mshr_misses 312 # number of demand (read+write) MSHR misses
360 system.cpu.icache.overall_mshr_misses 312 # number of overall MSHR misses
361 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
362 system.cpu.icache.ReadReq_mshr_miss_latency 11021000 # number of ReadReq MSHR miss cycles
363 system.cpu.icache.demand_mshr_miss_latency 11021000 # number of demand (read+write) MSHR miss cycles
364 system.cpu.icache.overall_mshr_miss_latency 11021000 # number of overall MSHR miss cycles
365 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
366 system.cpu.icache.ReadReq_mshr_miss_rate 0.153016 # mshr miss rate for ReadReq accesses
367 system.cpu.icache.demand_mshr_miss_rate 0.153016 # mshr miss rate for demand accesses
368 system.cpu.icache.overall_mshr_miss_rate 0.153016 # mshr miss rate for overall accesses
369 system.cpu.icache.ReadReq_avg_mshr_miss_latency 35323.717949 # average ReadReq mshr miss latency
370 system.cpu.icache.demand_avg_mshr_miss_latency 35323.717949 # average overall mshr miss latency
371 system.cpu.icache.overall_avg_mshr_miss_latency 35323.717949 # average overall mshr miss latency
372 system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
373 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
374 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
375 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
376 system.cpu.dcache.replacements 0 # number of replacements
377 system.cpu.dcache.tagsinuse 109.290272 # Cycle average of tags in use
378 system.cpu.dcache.total_refs 2154 # Total number of references to valid blocks.
379 system.cpu.dcache.sampled_refs 174 # Sample count of references to valid blocks.
380 system.cpu.dcache.avg_refs 12.379310 # Average number of references to valid blocks.
381 system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
382 system.cpu.dcache.occ_blocks::0 109.290272 # Average occupied blocks per context
383 system.cpu.dcache.occ_percent::0 0.026682 # Average percentage of cache occupancy
384 system.cpu.dcache.ReadReq_hits 1645 # number of ReadReq hits
385 system.cpu.dcache.WriteReq_hits 509 # number of WriteReq hits
386 system.cpu.dcache.demand_hits 2154 # number of demand (read+write) hits
387 system.cpu.dcache.overall_hits 2154 # number of overall hits
388 system.cpu.dcache.ReadReq_misses 154 # number of ReadReq misses
389 system.cpu.dcache.WriteReq_misses 356 # number of WriteReq misses
390 system.cpu.dcache.demand_misses 510 # number of demand (read+write) misses
391 system.cpu.dcache.overall_misses 510 # number of overall misses
392 system.cpu.dcache.ReadReq_miss_latency 5497500 # number of ReadReq miss cycles
393 system.cpu.dcache.WriteReq_miss_latency 12467500 # number of WriteReq miss cycles
394 system.cpu.dcache.demand_miss_latency 17965000 # number of demand (read+write) miss cycles
395 system.cpu.dcache.overall_miss_latency 17965000 # number of overall miss cycles
396 system.cpu.dcache.ReadReq_accesses 1799 # number of ReadReq accesses(hits+misses)
397 system.cpu.dcache.WriteReq_accesses 865 # number of WriteReq accesses(hits+misses)
398 system.cpu.dcache.demand_accesses 2664 # number of demand (read+write) accesses
399 system.cpu.dcache.overall_accesses 2664 # number of overall (read+write) accesses
400 system.cpu.dcache.ReadReq_miss_rate 0.085603 # miss rate for ReadReq accesses
401 system.cpu.dcache.WriteReq_miss_rate 0.411561 # miss rate for WriteReq accesses
402 system.cpu.dcache.demand_miss_rate 0.191441 # miss rate for demand accesses
403 system.cpu.dcache.overall_miss_rate 0.191441 # miss rate for overall accesses
404 system.cpu.dcache.ReadReq_avg_miss_latency 35698.051948 # average ReadReq miss latency
405 system.cpu.dcache.WriteReq_avg_miss_latency 35021.067416 # average WriteReq miss latency
406 system.cpu.dcache.demand_avg_miss_latency 35225.490196 # average overall miss latency
407 system.cpu.dcache.overall_avg_miss_latency 35225.490196 # average overall miss latency
408 system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
409 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
410 system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
411 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
412 system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
413 system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
414 system.cpu.dcache.fast_writes 0 # number of fast writes performed
415 system.cpu.dcache.cache_copies 0 # number of cache copies performed
416 system.cpu.dcache.writebacks 0 # number of writebacks
417 system.cpu.dcache.ReadReq_mshr_hits 53 # number of ReadReq MSHR hits
418 system.cpu.dcache.WriteReq_mshr_hits 283 # number of WriteReq MSHR hits
419 system.cpu.dcache.demand_mshr_hits 336 # number of demand (read+write) MSHR hits
420 system.cpu.dcache.overall_mshr_hits 336 # number of overall MSHR hits
421 system.cpu.dcache.ReadReq_mshr_misses 101 # number of ReadReq MSHR misses
422 system.cpu.dcache.WriteReq_mshr_misses 73 # number of WriteReq MSHR misses
423 system.cpu.dcache.demand_mshr_misses 174 # number of demand (read+write) MSHR misses
424 system.cpu.dcache.overall_mshr_misses 174 # number of overall MSHR misses
425 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
426 system.cpu.dcache.ReadReq_mshr_miss_latency 3654500 # number of ReadReq MSHR miss cycles
427 system.cpu.dcache.WriteReq_mshr_miss_latency 2611500 # number of WriteReq MSHR miss cycles
428 system.cpu.dcache.demand_mshr_miss_latency 6266000 # number of demand (read+write) MSHR miss cycles
429 system.cpu.dcache.overall_mshr_miss_latency 6266000 # number of overall MSHR miss cycles
430 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
431 system.cpu.dcache.ReadReq_mshr_miss_rate 0.056142 # mshr miss rate for ReadReq accesses
432 system.cpu.dcache.WriteReq_mshr_miss_rate 0.084393 # mshr miss rate for WriteReq accesses
433 system.cpu.dcache.demand_mshr_miss_rate 0.065315 # mshr miss rate for demand accesses
434 system.cpu.dcache.overall_mshr_miss_rate 0.065315 # mshr miss rate for overall accesses
435 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 36183.168317 # average ReadReq mshr miss latency
436 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35773.972603 # average WriteReq mshr miss latency
437 system.cpu.dcache.demand_avg_mshr_miss_latency 36011.494253 # average overall mshr miss latency
438 system.cpu.dcache.overall_avg_mshr_miss_latency 36011.494253 # average overall mshr miss latency
439 system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
440 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
441 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
442 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
443 system.cpu.l2cache.replacements 0 # number of replacements
444 system.cpu.l2cache.tagsinuse 221.643066 # Cycle average of tags in use
445 system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks.
446 system.cpu.l2cache.sampled_refs 412 # Sample count of references to valid blocks.
447 system.cpu.l2cache.avg_refs 0.002427 # Average number of references to valid blocks.
448 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
449 system.cpu.l2cache.occ_blocks::0 221.643066 # Average occupied blocks per context
450 system.cpu.l2cache.occ_percent::0 0.006764 # Average percentage of cache occupancy
451 system.cpu.l2cache.ReadReq_hits 1 # number of ReadReq hits
452 system.cpu.l2cache.demand_hits 1 # number of demand (read+write) hits
453 system.cpu.l2cache.overall_hits 1 # number of overall hits
454 system.cpu.l2cache.ReadReq_misses 412 # number of ReadReq misses
455 system.cpu.l2cache.ReadExReq_misses 73 # number of ReadExReq misses
456 system.cpu.l2cache.demand_misses 485 # number of demand (read+write) misses
457 system.cpu.l2cache.overall_misses 485 # number of overall misses
458 system.cpu.l2cache.ReadReq_miss_latency 14163000 # number of ReadReq miss cycles
459 system.cpu.l2cache.ReadExReq_miss_latency 2513500 # number of ReadExReq miss cycles
460 system.cpu.l2cache.demand_miss_latency 16676500 # number of demand (read+write) miss cycles
461 system.cpu.l2cache.overall_miss_latency 16676500 # number of overall miss cycles
462 system.cpu.l2cache.ReadReq_accesses 413 # number of ReadReq accesses(hits+misses)
463 system.cpu.l2cache.ReadExReq_accesses 73 # number of ReadExReq accesses(hits+misses)
464 system.cpu.l2cache.demand_accesses 486 # number of demand (read+write) accesses
465 system.cpu.l2cache.overall_accesses 486 # number of overall (read+write) accesses
466 system.cpu.l2cache.ReadReq_miss_rate 0.997579 # miss rate for ReadReq accesses
467 system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
468 system.cpu.l2cache.demand_miss_rate 0.997942 # miss rate for demand accesses
469 system.cpu.l2cache.overall_miss_rate 0.997942 # miss rate for overall accesses
470 system.cpu.l2cache.ReadReq_avg_miss_latency 34376.213592 # average ReadReq miss latency
471 system.cpu.l2cache.ReadExReq_avg_miss_latency 34431.506849 # average ReadExReq miss latency
472 system.cpu.l2cache.demand_avg_miss_latency 34384.536082 # average overall miss latency
473 system.cpu.l2cache.overall_avg_miss_latency 34384.536082 # average overall miss latency
474 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
475 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
476 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
477 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
478 system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
479 system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
480 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
481 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
482 system.cpu.l2cache.writebacks 0 # number of writebacks
483 system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
484 system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
485 system.cpu.l2cache.ReadReq_mshr_misses 412 # number of ReadReq MSHR misses
486 system.cpu.l2cache.ReadExReq_mshr_misses 73 # number of ReadExReq MSHR misses
487 system.cpu.l2cache.demand_mshr_misses 485 # number of demand (read+write) MSHR misses
488 system.cpu.l2cache.overall_mshr_misses 485 # number of overall MSHR misses
489 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
490 system.cpu.l2cache.ReadReq_mshr_miss_latency 12850000 # number of ReadReq MSHR miss cycles
491 system.cpu.l2cache.ReadExReq_mshr_miss_latency 2286000 # number of ReadExReq MSHR miss cycles
492 system.cpu.l2cache.demand_mshr_miss_latency 15136000 # number of demand (read+write) MSHR miss cycles
493 system.cpu.l2cache.overall_mshr_miss_latency 15136000 # number of overall MSHR miss cycles
494 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
495 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.997579 # mshr miss rate for ReadReq accesses
496 system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
497 system.cpu.l2cache.demand_mshr_miss_rate 0.997942 # mshr miss rate for demand accesses
498 system.cpu.l2cache.overall_mshr_miss_rate 0.997942 # mshr miss rate for overall accesses
499 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31189.320388 # average ReadReq mshr miss latency
500 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31315.068493 # average ReadExReq mshr miss latency
501 system.cpu.l2cache.demand_avg_mshr_miss_latency 31208.247423 # average overall mshr miss latency
502 system.cpu.l2cache.overall_avg_mshr_miss_latency 31208.247423 # average overall mshr miss latency
503 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
504 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
505 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
506 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
508 ---------- End Simulation Statistics ----------
projects / gem5.git / blob