stats: updates due to changes to ruby
[gem5.git] / tests / quick / se / 00.hello / ref / alpha / tru64 / simple-timing-ruby-MOESI_CMP_token / stats.txt
1
2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.000043 # Number of seconds simulated
4 sim_ticks 43073 # Number of ticks simulated
5 final_tick 43073 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000 # Frequency of simulated ticks
7 host_inst_rate 29444 # Simulator instruction rate (inst/s)
8 host_op_rate 29437 # Simulator op (including micro ops) rate (op/s)
9 host_tick_rate 491916 # Simulator tick rate (ticks/s)
10 host_mem_usage 144372 # Number of bytes of host memory used
11 host_seconds 0.09 # Real time elapsed on the host
12 sim_insts 2577 # Number of instructions simulated
13 sim_ops 2577 # Number of ops (including micro ops) simulated
14 system.ruby.l2_cntrl0.L2cache.demand_hits 64 # Number of cache demand hits
15 system.ruby.l2_cntrl0.L2cache.demand_misses 454 # Number of cache demand misses
16 system.ruby.l2_cntrl0.L2cache.demand_accesses 518 # Number of cache demand accesses
17 system.ruby.l1_cntrl0.L1Dcache.demand_hits 461 # Number of cache demand hits
18 system.ruby.l1_cntrl0.L1Dcache.demand_misses 248 # Number of cache demand misses
19 system.ruby.l1_cntrl0.L1Dcache.demand_accesses 709 # Number of cache demand accesses
20 system.ruby.l1_cntrl0.L1Icache.demand_hits 2315 # Number of cache demand hits
21 system.ruby.l1_cntrl0.L1Icache.demand_misses 270 # Number of cache demand misses
22 system.ruby.l1_cntrl0.L1Icache.demand_accesses 2585 # Number of cache demand accesses
23 system.ruby.dir_cntrl0.memBuffer.memReq 532 # Total number of memory requests
24 system.ruby.dir_cntrl0.memBuffer.memRead 448 # Number of memory reads
25 system.ruby.dir_cntrl0.memBuffer.memWrite 84 # Number of memory writes
26 system.ruby.dir_cntrl0.memBuffer.memRefresh 299 # Number of memory refreshes
27 system.ruby.dir_cntrl0.memBuffer.memWaitCycles 150 # Delay stalled at the head of the bank queue
28 system.ruby.dir_cntrl0.memBuffer.totalStalls 150 # Total number of stall cycles
29 system.ruby.dir_cntrl0.memBuffer.stallsPerReq 0.281955 # Expected number of stall cycles per request
30 system.ruby.dir_cntrl0.memBuffer.memBankBusy 38 # memory stalls due to busy bank
31 system.ruby.dir_cntrl0.memBuffer.memBusBusy 90 # memory stalls due to busy bus
32 system.ruby.dir_cntrl0.memBuffer.memReadWriteBusy 6 # memory stalls due to read write turnaround
33 system.ruby.dir_cntrl0.memBuffer.memArbWait 16 # memory stalls due to arbitration
34 system.ruby.dir_cntrl0.memBuffer.memBankCount | 19 3.57% 3.57% | 10 1.88% 5.45% | 0 0.00% 5.45% | 39 7.33% 12.78% | 20 3.76% 16.54% | 19 3.57% 20.11% | 31 5.83% 25.94% | 22 4.14% 30.08% | 5 0.94% 31.02% | 3 0.56% 31.58% | 6 1.13% 32.71% | 4 0.75% 33.46% | 22 4.14% 37.59% | 41 7.71% 45.30% | 22 4.14% 49.44% | 3 0.56% 50.00% | 4 0.75% 50.75% | 6 1.13% 51.88% | 7 1.32% 53.20% | 13 2.44% 55.64% | 10 1.88% 57.52% | 18 3.38% 60.90% | 14 2.63% 63.53% | 42 7.89% 71.43% | 16 3.01% 74.44% | 5 0.94% 75.38% | 5 0.94% 76.32% | 12 2.26% 78.57% | 13 2.44% 81.02% | 18 3.38% 84.40% | 14 2.63% 87.03% | 69 12.97% 100.00% # Number of accesses per bank
35 system.ruby.dir_cntrl0.memBuffer.memBankCount::total 532 # Number of accesses per bank
36
37 system.cpu.dtb.fetch_hits 0 # ITB hits
38 system.cpu.dtb.fetch_misses 0 # ITB misses
39 system.cpu.dtb.fetch_acv 0 # ITB acv
40 system.cpu.dtb.fetch_accesses 0 # ITB accesses
41 system.cpu.dtb.read_hits 415 # DTB read hits
42 system.cpu.dtb.read_misses 4 # DTB read misses
43 system.cpu.dtb.read_acv 0 # DTB read access violations
44 system.cpu.dtb.read_accesses 419 # DTB read accesses
45 system.cpu.dtb.write_hits 294 # DTB write hits
46 system.cpu.dtb.write_misses 4 # DTB write misses
47 system.cpu.dtb.write_acv 0 # DTB write access violations
48 system.cpu.dtb.write_accesses 298 # DTB write accesses
49 system.cpu.dtb.data_hits 709 # DTB hits
50 system.cpu.dtb.data_misses 8 # DTB misses
51 system.cpu.dtb.data_acv 0 # DTB access violations
52 system.cpu.dtb.data_accesses 717 # DTB accesses
53 system.cpu.itb.fetch_hits 2586 # ITB hits
54 system.cpu.itb.fetch_misses 11 # ITB misses
55 system.cpu.itb.fetch_acv 0 # ITB acv
56 system.cpu.itb.fetch_accesses 2597 # ITB accesses
57 system.cpu.itb.read_hits 0 # DTB read hits
58 system.cpu.itb.read_misses 0 # DTB read misses
59 system.cpu.itb.read_acv 0 # DTB read access violations
60 system.cpu.itb.read_accesses 0 # DTB read accesses
61 system.cpu.itb.write_hits 0 # DTB write hits
62 system.cpu.itb.write_misses 0 # DTB write misses
63 system.cpu.itb.write_acv 0 # DTB write access violations
64 system.cpu.itb.write_accesses 0 # DTB write accesses
65 system.cpu.itb.data_hits 0 # DTB hits
66 system.cpu.itb.data_misses 0 # DTB misses
67 system.cpu.itb.data_acv 0 # DTB access violations
68 system.cpu.itb.data_accesses 0 # DTB accesses
69 system.cpu.workload.num_syscalls 4 # Number of system calls
70 system.cpu.numCycles 43073 # number of cpu cycles simulated
71 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
72 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
73 system.cpu.committedInsts 2577 # Number of instructions committed
74 system.cpu.committedOps 2577 # Number of ops (including micro ops) committed
75 system.cpu.num_int_alu_accesses 2375 # Number of integer alu accesses
76 system.cpu.num_fp_alu_accesses 6 # Number of float alu accesses
77 system.cpu.num_func_calls 140 # number of times a function call or return occured
78 system.cpu.num_conditional_control_insts 238 # number of instructions that are conditional controls
79 system.cpu.num_int_insts 2375 # number of integer instructions
80 system.cpu.num_fp_insts 6 # number of float instructions
81 system.cpu.num_int_register_reads 2998 # number of times the integer registers were read
82 system.cpu.num_int_register_writes 1768 # number of times the integer registers were written
83 system.cpu.num_fp_register_reads 6 # number of times the floating registers were read
84 system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
85 system.cpu.num_mem_refs 717 # number of memory refs
86 system.cpu.num_load_insts 419 # Number of load instructions
87 system.cpu.num_store_insts 298 # Number of store instructions
88 system.cpu.num_idle_cycles 0 # Number of idle cycles
89 system.cpu.num_busy_cycles 43073 # Number of busy cycles
90 system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
91 system.cpu.idle_fraction 0 # Percentage of idle cycles
92 system.ruby.l2_cntrl0.L1_GETS 448 0.00% 0.00%
93 system.ruby.l2_cntrl0.L1_GETS_Last_Token 4 0.00% 0.00%
94 system.ruby.l2_cntrl0.L1_GETX 66 0.00% 0.00%
95 system.ruby.l2_cntrl0.L2_Replacement 458 0.00% 0.00%
96 system.ruby.l2_cntrl0.Writeback_Shared_Data 21 0.00% 0.00%
97 system.ruby.l2_cntrl0.Writeback_All_Tokens 481 0.00% 0.00%
98 system.ruby.l2_cntrl0.NP.L1_GETS 396 0.00% 0.00%
99 system.ruby.l2_cntrl0.NP.L1_GETX 50 0.00% 0.00%
100 system.ruby.l2_cntrl0.NP.Writeback_Shared_Data 18 0.00% 0.00%
101 system.ruby.l2_cntrl0.NP.Writeback_All_Tokens 448 0.00% 0.00%
102 system.ruby.l2_cntrl0.I.L1_GETX 1 0.00% 0.00%
103 system.ruby.l2_cntrl0.I.L2_Replacement 9 0.00% 0.00%
104 system.ruby.l2_cntrl0.I.Writeback_Shared_Data 3 0.00% 0.00%
105 system.ruby.l2_cntrl0.I.Writeback_All_Tokens 6 0.00% 0.00%
106 system.ruby.l2_cntrl0.S.L1_GETS_Last_Token 4 0.00% 0.00%
107 system.ruby.l2_cntrl0.S.L1_GETX 1 0.00% 0.00%
108 system.ruby.l2_cntrl0.S.L2_Replacement 15 0.00% 0.00%
109 system.ruby.l2_cntrl0.O.L1_GETX 6 0.00% 0.00%
110 system.ruby.l2_cntrl0.O.L2_Replacement 19 0.00% 0.00%
111 system.ruby.l2_cntrl0.O.Writeback_All_Tokens 27 0.00% 0.00%
112 system.ruby.l2_cntrl0.M.L1_GETS 52 0.00% 0.00%
113 system.ruby.l2_cntrl0.M.L1_GETX 8 0.00% 0.00%
114 system.ruby.l2_cntrl0.M.L2_Replacement 415 0.00% 0.00%
115 system.ruby.l1_cntrl0.Load 415 0.00% 0.00%
116 system.ruby.l1_cntrl0.Ifetch 2585 0.00% 0.00%
117 system.ruby.l1_cntrl0.Store 294 0.00% 0.00%
118 system.ruby.l1_cntrl0.L1_Replacement 504 0.00% 0.00%
119 system.ruby.l1_cntrl0.Data_Shared 56 0.00% 0.00%
120 system.ruby.l1_cntrl0.Data_All_Tokens 462 0.00% 0.00%
121 system.ruby.l1_cntrl0.Ack 1 0.00% 0.00%
122 system.ruby.l1_cntrl0.Use_TimeoutNoStarvers 461 0.00% 0.00%
123 system.ruby.l1_cntrl0.NP.Load 182 0.00% 0.00%
124 system.ruby.l1_cntrl0.NP.Ifetch 270 0.00% 0.00%
125 system.ruby.l1_cntrl0.NP.Store 58 0.00% 0.00%
126 system.ruby.l1_cntrl0.S.Load 29 0.00% 0.00%
127 system.ruby.l1_cntrl0.S.Ifetch 158 0.00% 0.00%
128 system.ruby.l1_cntrl0.S.Store 8 0.00% 0.00%
129 system.ruby.l1_cntrl0.S.L1_Replacement 48 0.00% 0.00%
130 system.ruby.l1_cntrl0.M.Load 66 0.00% 0.00%
131 system.ruby.l1_cntrl0.M.Ifetch 1161 0.00% 0.00%
132 system.ruby.l1_cntrl0.M.Store 29 0.00% 0.00%
133 system.ruby.l1_cntrl0.M.L1_Replacement 358 0.00% 0.00%
134 system.ruby.l1_cntrl0.MM.Load 96 0.00% 0.00%
135 system.ruby.l1_cntrl0.MM.Store 104 0.00% 0.00%
136 system.ruby.l1_cntrl0.MM.L1_Replacement 96 0.00% 0.00%
137 system.ruby.l1_cntrl0.M_W.Load 36 0.00% 0.00%
138 system.ruby.l1_cntrl0.M_W.Ifetch 996 0.00% 0.00%
139 system.ruby.l1_cntrl0.M_W.Store 3 0.00% 0.00%
140 system.ruby.l1_cntrl0.M_W.L1_Replacement 1 0.00% 0.00%
141 system.ruby.l1_cntrl0.M_W.Use_TimeoutNoStarvers 392 0.00% 0.00%
142 system.ruby.l1_cntrl0.MM_W.Load 6 0.00% 0.00%
143 system.ruby.l1_cntrl0.MM_W.Store 92 0.00% 0.00%
144 system.ruby.l1_cntrl0.MM_W.L1_Replacement 1 0.00% 0.00%
145 system.ruby.l1_cntrl0.MM_W.Use_TimeoutNoStarvers 69 0.00% 0.00%
146 system.ruby.l1_cntrl0.IM.Data_All_Tokens 58 0.00% 0.00%
147 system.ruby.l1_cntrl0.IM.Ack 1 0.00% 0.00%
148 system.ruby.l1_cntrl0.SM.Data_All_Tokens 8 0.00% 0.00%
149 system.ruby.l1_cntrl0.IS.Data_Shared 56 0.00% 0.00%
150 system.ruby.l1_cntrl0.IS.Data_All_Tokens 396 0.00% 0.00%
151 system.ruby.dir_cntrl0.GETX 70 0.00% 0.00%
152 system.ruby.dir_cntrl0.GETS 405 0.00% 0.00%
153 system.ruby.dir_cntrl0.Data_Owner 3 0.00% 0.00%
154 system.ruby.dir_cntrl0.Data_All_Tokens 81 0.00% 0.00%
155 system.ruby.dir_cntrl0.Ack_Owner 16 0.00% 0.00%
156 system.ruby.dir_cntrl0.Ack_Owner_All_Tokens 334 0.00% 0.00%
157 system.ruby.dir_cntrl0.Ack_All_Tokens 15 0.00% 0.00%
158 system.ruby.dir_cntrl0.Memory_Data 448 0.00% 0.00%
159 system.ruby.dir_cntrl0.Memory_Ack 84 0.00% 0.00%
160 system.ruby.dir_cntrl0.O.GETX 52 0.00% 0.00%
161 system.ruby.dir_cntrl0.O.GETS 396 0.00% 0.00%
162 system.ruby.dir_cntrl0.O.Ack_All_Tokens 15 0.00% 0.00%
163 system.ruby.dir_cntrl0.NO.GETX 6 0.00% 0.00%
164 system.ruby.dir_cntrl0.NO.Data_Owner 3 0.00% 0.00%
165 system.ruby.dir_cntrl0.NO.Data_All_Tokens 81 0.00% 0.00%
166 system.ruby.dir_cntrl0.NO.Ack_Owner 16 0.00% 0.00%
167 system.ruby.dir_cntrl0.NO.Ack_Owner_All_Tokens 334 0.00% 0.00%
168 system.ruby.dir_cntrl0.O_W.GETX 12 0.00% 0.00%
169 system.ruby.dir_cntrl0.O_W.GETS 9 0.00% 0.00%
170 system.ruby.dir_cntrl0.O_W.Memory_Ack 84 0.00% 0.00%
171 system.ruby.dir_cntrl0.NO_W.Memory_Data 448 0.00% 0.00%
172
173 ---------- End Simulation Statistics ----------