2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.000017 # Number of seconds simulated
4 sim_ticks 16981000 # Number of ticks simulated
5 final_tick 16981000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 39940 # Simulator instruction rate (inst/s)
8 host_op_rate 49834 # Simulator op (including micro ops) rate (op/s)
9 host_tick_rate 147693403 # Simulator tick rate (ticks/s)
10 host_mem_usage 267784 # Number of bytes of host memory used
11 host_seconds 0.12 # Real time elapsed on the host
12 sim_insts 4591 # Number of instructions simulated
13 sim_ops 5729 # Number of ops (including micro ops) simulated
14 system.voltage_domain.voltage 1 # Voltage in Volts
15 system.clk_domain.clock 1000 # Clock period in ticks
16 system.physmem.bytes_read::cpu.inst 17280 # Number of bytes read from this memory
17 system.physmem.bytes_read::cpu.data 7808 # Number of bytes read from this memory
18 system.physmem.bytes_read::total 25088 # Number of bytes read from this memory
19 system.physmem.bytes_inst_read::cpu.inst 17280 # Number of instructions bytes read from this memory
20 system.physmem.bytes_inst_read::total 17280 # Number of instructions bytes read from this memory
21 system.physmem.num_reads::cpu.inst 270 # Number of read requests responded to by this memory
22 system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory
23 system.physmem.num_reads::total 392 # Number of read requests responded to by this memory
24 system.physmem.bw_read::cpu.inst 1017607915 # Total read bandwidth from this memory (bytes/s)
25 system.physmem.bw_read::cpu.data 459808021 # Total read bandwidth from this memory (bytes/s)
26 system.physmem.bw_read::total 1477415935 # Total read bandwidth from this memory (bytes/s)
27 system.physmem.bw_inst_read::cpu.inst 1017607915 # Instruction read bandwidth from this memory (bytes/s)
28 system.physmem.bw_inst_read::total 1017607915 # Instruction read bandwidth from this memory (bytes/s)
29 system.physmem.bw_total::cpu.inst 1017607915 # Total bandwidth to/from this memory (bytes/s)
30 system.physmem.bw_total::cpu.data 459808021 # Total bandwidth to/from this memory (bytes/s)
31 system.physmem.bw_total::total 1477415935 # Total bandwidth to/from this memory (bytes/s)
32 system.physmem.readReqs 392 # Number of read requests accepted
33 system.physmem.writeReqs 0 # Number of write requests accepted
34 system.physmem.readBursts 392 # Number of DRAM read bursts, including those serviced by the write queue
35 system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
36 system.physmem.bytesReadDRAM 25088 # Total number of bytes read from DRAM
37 system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
38 system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
39 system.physmem.bytesReadSys 25088 # Total read bytes from the system interface side
40 system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
41 system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
42 system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
43 system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
44 system.physmem.perBankRdBursts::0 86 # Per bank write bursts
45 system.physmem.perBankRdBursts::1 46 # Per bank write bursts
46 system.physmem.perBankRdBursts::2 20 # Per bank write bursts
47 system.physmem.perBankRdBursts::3 42 # Per bank write bursts
48 system.physmem.perBankRdBursts::4 17 # Per bank write bursts
49 system.physmem.perBankRdBursts::5 34 # Per bank write bursts
50 system.physmem.perBankRdBursts::6 35 # Per bank write bursts
51 system.physmem.perBankRdBursts::7 10 # Per bank write bursts
52 system.physmem.perBankRdBursts::8 4 # Per bank write bursts
53 system.physmem.perBankRdBursts::9 7 # Per bank write bursts
54 system.physmem.perBankRdBursts::10 28 # Per bank write bursts
55 system.physmem.perBankRdBursts::11 42 # Per bank write bursts
56 system.physmem.perBankRdBursts::12 9 # Per bank write bursts
57 system.physmem.perBankRdBursts::13 6 # Per bank write bursts
58 system.physmem.perBankRdBursts::14 0 # Per bank write bursts
59 system.physmem.perBankRdBursts::15 6 # Per bank write bursts
60 system.physmem.perBankWrBursts::0 0 # Per bank write bursts
61 system.physmem.perBankWrBursts::1 0 # Per bank write bursts
62 system.physmem.perBankWrBursts::2 0 # Per bank write bursts
63 system.physmem.perBankWrBursts::3 0 # Per bank write bursts
64 system.physmem.perBankWrBursts::4 0 # Per bank write bursts
65 system.physmem.perBankWrBursts::5 0 # Per bank write bursts
66 system.physmem.perBankWrBursts::6 0 # Per bank write bursts
67 system.physmem.perBankWrBursts::7 0 # Per bank write bursts
68 system.physmem.perBankWrBursts::8 0 # Per bank write bursts
69 system.physmem.perBankWrBursts::9 0 # Per bank write bursts
70 system.physmem.perBankWrBursts::10 0 # Per bank write bursts
71 system.physmem.perBankWrBursts::11 0 # Per bank write bursts
72 system.physmem.perBankWrBursts::12 0 # Per bank write bursts
73 system.physmem.perBankWrBursts::13 0 # Per bank write bursts
74 system.physmem.perBankWrBursts::14 0 # Per bank write bursts
75 system.physmem.perBankWrBursts::15 0 # Per bank write bursts
76 system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
77 system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
78 system.physmem.totGap 16923500 # Total gap between requests
79 system.physmem.readPktSize::0 0 # Read request sizes (log2)
80 system.physmem.readPktSize::1 0 # Read request sizes (log2)
81 system.physmem.readPktSize::2 0 # Read request sizes (log2)
82 system.physmem.readPktSize::3 0 # Read request sizes (log2)
83 system.physmem.readPktSize::4 0 # Read request sizes (log2)
84 system.physmem.readPktSize::5 0 # Read request sizes (log2)
85 system.physmem.readPktSize::6 392 # Read request sizes (log2)
86 system.physmem.writePktSize::0 0 # Write request sizes (log2)
87 system.physmem.writePktSize::1 0 # Write request sizes (log2)
88 system.physmem.writePktSize::2 0 # Write request sizes (log2)
89 system.physmem.writePktSize::3 0 # Write request sizes (log2)
90 system.physmem.writePktSize::4 0 # Write request sizes (log2)
91 system.physmem.writePktSize::5 0 # Write request sizes (log2)
92 system.physmem.writePktSize::6 0 # Write request sizes (log2)
93 system.physmem.rdQLenPdf::0 207 # What read queue length does an incoming req see
94 system.physmem.rdQLenPdf::1 122 # What read queue length does an incoming req see
95 system.physmem.rdQLenPdf::2 44 # What read queue length does an incoming req see
96 system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see
97 system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see
98 system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see
99 system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
100 system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
101 system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
102 system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
103 system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
104 system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
105 system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
106 system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
107 system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
108 system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
109 system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
110 system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
111 system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
112 system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
113 system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
114 system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
115 system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
116 system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
117 system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
118 system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
119 system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
120 system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
121 system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
122 system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
123 system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
124 system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
125 system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
126 system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
127 system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
128 system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
129 system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
130 system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
131 system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
132 system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
133 system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
134 system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
135 system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
136 system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
137 system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
138 system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
139 system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
140 system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
141 system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
142 system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
143 system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
144 system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
145 system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
146 system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
147 system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
148 system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
149 system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
150 system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
151 system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
152 system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
153 system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
154 system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
155 system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
156 system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
157 system.physmem.bytesPerActivate::samples 60 # Bytes accessed per row activation
158 system.physmem.bytesPerActivate::mean 374.400000 # Bytes accessed per row activation
159 system.physmem.bytesPerActivate::gmean 181.494324 # Bytes accessed per row activation
160 system.physmem.bytesPerActivate::stdev 535.569369 # Bytes accessed per row activation
161 system.physmem.bytesPerActivate::64 25 41.67% 41.67% # Bytes accessed per row activation
162 system.physmem.bytesPerActivate::128 8 13.33% 55.00% # Bytes accessed per row activation
163 system.physmem.bytesPerActivate::192 5 8.33% 63.33% # Bytes accessed per row activation
164 system.physmem.bytesPerActivate::256 3 5.00% 68.33% # Bytes accessed per row activation
165 system.physmem.bytesPerActivate::320 3 5.00% 73.33% # Bytes accessed per row activation
166 system.physmem.bytesPerActivate::384 1 1.67% 75.00% # Bytes accessed per row activation
167 system.physmem.bytesPerActivate::448 2 3.33% 78.33% # Bytes accessed per row activation
168 system.physmem.bytesPerActivate::512 1 1.67% 80.00% # Bytes accessed per row activation
169 system.physmem.bytesPerActivate::640 2 3.33% 83.33% # Bytes accessed per row activation
170 system.physmem.bytesPerActivate::768 2 3.33% 86.67% # Bytes accessed per row activation
171 system.physmem.bytesPerActivate::896 1 1.67% 88.33% # Bytes accessed per row activation
172 system.physmem.bytesPerActivate::1024 1 1.67% 90.00% # Bytes accessed per row activation
173 system.physmem.bytesPerActivate::1152 1 1.67% 91.67% # Bytes accessed per row activation
174 system.physmem.bytesPerActivate::1536 1 1.67% 93.33% # Bytes accessed per row activation
175 system.physmem.bytesPerActivate::1664 1 1.67% 95.00% # Bytes accessed per row activation
176 system.physmem.bytesPerActivate::1856 1 1.67% 96.67% # Bytes accessed per row activation
177 system.physmem.bytesPerActivate::1984 1 1.67% 98.33% # Bytes accessed per row activation
178 system.physmem.bytesPerActivate::2432 1 1.67% 100.00% # Bytes accessed per row activation
179 system.physmem.bytesPerActivate::total 60 # Bytes accessed per row activation
180 system.physmem.totQLat 3153000 # Total ticks spent queuing
181 system.physmem.totMemAccLat 10516750 # Total ticks spent from burst creation until serviced by the DRAM
182 system.physmem.totBusLat 1960000 # Total ticks spent in databus transfers
183 system.physmem.totBankLat 5403750 # Total ticks spent accessing banks
184 system.physmem.avgQLat 8043.37 # Average queueing delay per DRAM burst
185 system.physmem.avgBankLat 13785.08 # Average bank access latency per DRAM burst
186 system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
187 system.physmem.avgMemAccLat 26828.44 # Average memory access latency per DRAM burst
188 system.physmem.avgRdBW 1477.42 # Average DRAM read bandwidth in MiByte/s
189 system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
190 system.physmem.avgRdBWSys 1477.42 # Average system read bandwidth in MiByte/s
191 system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
192 system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
193 system.physmem.busUtil 11.54 # Data bus utilization in percentage
194 system.physmem.busUtilRead 11.54 # Data bus utilization in percentage for reads
195 system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
196 system.physmem.avgRdQLen 0.62 # Average read queue length when enqueuing
197 system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
198 system.physmem.readRowHits 332 # Number of row buffer hits during reads
199 system.physmem.writeRowHits 0 # Number of row buffer hits during writes
200 system.physmem.readRowHitRate 84.69 # Row buffer hit rate for reads
201 system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
202 system.physmem.avgGap 43172.19 # Average gap between requests
203 system.physmem.pageHitRate 84.69 # Row buffer hit rate, read and write combined
204 system.physmem.prechargeAllPercent 0.06 # Percentage of time for which DRAM has all the banks in precharge state
205 system.membus.throughput 1473647017 # Throughput (bytes/s)
206 system.membus.trans_dist::ReadReq 351 # Transaction distribution
207 system.membus.trans_dist::ReadResp 350 # Transaction distribution
208 system.membus.trans_dist::ReadExReq 41 # Transaction distribution
209 system.membus.trans_dist::ReadExResp 41 # Transaction distribution
210 system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 783 # Packet count per connected master and slave (bytes)
211 system.membus.pkt_count::total 783 # Packet count per connected master and slave (bytes)
212 system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25024 # Cumulative packet size per connected master and slave (bytes)
213 system.membus.tot_pkt_size::total 25024 # Cumulative packet size per connected master and slave (bytes)
214 system.membus.data_through_bus 25024 # Total data (bytes)
215 system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
216 system.membus.reqLayer0.occupancy 483500 # Layer occupancy (ticks)
217 system.membus.reqLayer0.utilization 2.8 # Layer utilization (%)
218 system.membus.respLayer1.occupancy 3646500 # Layer occupancy (ticks)
219 system.membus.respLayer1.utilization 21.5 # Layer utilization (%)
220 system.cpu_clk_domain.clock 500 # Clock period in ticks
221 system.cpu.branchPred.lookups 2481 # Number of BP lookups
222 system.cpu.branchPred.condPredicted 1780 # Number of conditional branches predicted
223 system.cpu.branchPred.condIncorrect 482 # Number of conditional branches incorrect
224 system.cpu.branchPred.BTBLookups 1967 # Number of BTB lookups
225 system.cpu.branchPred.BTBHits 697 # Number of BTB hits
226 system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
227 system.cpu.branchPred.BTBHitPct 35.434672 # BTB Hit Percentage
228 system.cpu.branchPred.usedRAS 293 # Number of times the RAS was used to get a target.
229 system.cpu.branchPred.RASInCorrect 71 # Number of incorrect RAS predictions.
230 system.cpu.checker.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
231 system.cpu.checker.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
232 system.cpu.checker.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
233 system.cpu.checker.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
234 system.cpu.checker.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
235 system.cpu.checker.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
236 system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
237 system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
238 system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
239 system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
240 system.cpu.checker.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
241 system.cpu.checker.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
242 system.cpu.checker.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
243 system.cpu.checker.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
244 system.cpu.checker.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
245 system.cpu.checker.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
246 system.cpu.checker.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
247 system.cpu.checker.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
248 system.cpu.checker.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
249 system.cpu.checker.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
250 system.cpu.checker.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
251 system.cpu.checker.dtb.inst_hits 0 # ITB inst hits
252 system.cpu.checker.dtb.inst_misses 0 # ITB inst misses
253 system.cpu.checker.dtb.read_hits 0 # DTB read hits
254 system.cpu.checker.dtb.read_misses 0 # DTB read misses
255 system.cpu.checker.dtb.write_hits 0 # DTB write hits
256 system.cpu.checker.dtb.write_misses 0 # DTB write misses
257 system.cpu.checker.dtb.flush_tlb 0 # Number of times complete TLB was flushed
258 system.cpu.checker.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
259 system.cpu.checker.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
260 system.cpu.checker.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
261 system.cpu.checker.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
262 system.cpu.checker.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
263 system.cpu.checker.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
264 system.cpu.checker.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
265 system.cpu.checker.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
266 system.cpu.checker.dtb.read_accesses 0 # DTB read accesses
267 system.cpu.checker.dtb.write_accesses 0 # DTB write accesses
268 system.cpu.checker.dtb.inst_accesses 0 # ITB inst accesses
269 system.cpu.checker.dtb.hits 0 # DTB hits
270 system.cpu.checker.dtb.misses 0 # DTB misses
271 system.cpu.checker.dtb.accesses 0 # DTB accesses
272 system.cpu.checker.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
273 system.cpu.checker.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
274 system.cpu.checker.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
275 system.cpu.checker.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
276 system.cpu.checker.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
277 system.cpu.checker.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
278 system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
279 system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
280 system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
281 system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
282 system.cpu.checker.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
283 system.cpu.checker.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
284 system.cpu.checker.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
285 system.cpu.checker.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
286 system.cpu.checker.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
287 system.cpu.checker.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
288 system.cpu.checker.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
289 system.cpu.checker.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
290 system.cpu.checker.istage2_mmu.stage2_tlb.hits 0 # DTB hits
291 system.cpu.checker.istage2_mmu.stage2_tlb.misses 0 # DTB misses
292 system.cpu.checker.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
293 system.cpu.checker.itb.inst_hits 0 # ITB inst hits
294 system.cpu.checker.itb.inst_misses 0 # ITB inst misses
295 system.cpu.checker.itb.read_hits 0 # DTB read hits
296 system.cpu.checker.itb.read_misses 0 # DTB read misses
297 system.cpu.checker.itb.write_hits 0 # DTB write hits
298 system.cpu.checker.itb.write_misses 0 # DTB write misses
299 system.cpu.checker.itb.flush_tlb 0 # Number of times complete TLB was flushed
300 system.cpu.checker.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
301 system.cpu.checker.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
302 system.cpu.checker.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
303 system.cpu.checker.itb.flush_entries 0 # Number of entries that have been flushed from TLB
304 system.cpu.checker.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
305 system.cpu.checker.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
306 system.cpu.checker.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
307 system.cpu.checker.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
308 system.cpu.checker.itb.read_accesses 0 # DTB read accesses
309 system.cpu.checker.itb.write_accesses 0 # DTB write accesses
310 system.cpu.checker.itb.inst_accesses 0 # ITB inst accesses
311 system.cpu.checker.itb.hits 0 # DTB hits
312 system.cpu.checker.itb.misses 0 # DTB misses
313 system.cpu.checker.itb.accesses 0 # DTB accesses
314 system.cpu.workload.num_syscalls 13 # Number of system calls
315 system.cpu.checker.numCycles 5742 # number of cpu cycles simulated
316 system.cpu.checker.numWorkItemsStarted 0 # number of work items this cpu started
317 system.cpu.checker.numWorkItemsCompleted 0 # number of work items this cpu completed
318 system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
319 system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
320 system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
321 system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
322 system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
323 system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
324 system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
325 system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
326 system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
327 system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
328 system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
329 system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
330 system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
331 system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
332 system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
333 system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
334 system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
335 system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
336 system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
337 system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
338 system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
339 system.cpu.dtb.inst_hits 0 # ITB inst hits
340 system.cpu.dtb.inst_misses 0 # ITB inst misses
341 system.cpu.dtb.read_hits 0 # DTB read hits
342 system.cpu.dtb.read_misses 0 # DTB read misses
343 system.cpu.dtb.write_hits 0 # DTB write hits
344 system.cpu.dtb.write_misses 0 # DTB write misses
345 system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
346 system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
347 system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
348 system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
349 system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
350 system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
351 system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
352 system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
353 system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
354 system.cpu.dtb.read_accesses 0 # DTB read accesses
355 system.cpu.dtb.write_accesses 0 # DTB write accesses
356 system.cpu.dtb.inst_accesses 0 # ITB inst accesses
357 system.cpu.dtb.hits 0 # DTB hits
358 system.cpu.dtb.misses 0 # DTB misses
359 system.cpu.dtb.accesses 0 # DTB accesses
360 system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
361 system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
362 system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
363 system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
364 system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
365 system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
366 system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
367 system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
368 system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
369 system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
370 system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
371 system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
372 system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
373 system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
374 system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
375 system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
376 system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
377 system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
378 system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
379 system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
380 system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
381 system.cpu.itb.inst_hits 0 # ITB inst hits
382 system.cpu.itb.inst_misses 0 # ITB inst misses
383 system.cpu.itb.read_hits 0 # DTB read hits
384 system.cpu.itb.read_misses 0 # DTB read misses
385 system.cpu.itb.write_hits 0 # DTB write hits
386 system.cpu.itb.write_misses 0 # DTB write misses
387 system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
388 system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
389 system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
390 system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
391 system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
392 system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
393 system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
394 system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
395 system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
396 system.cpu.itb.read_accesses 0 # DTB read accesses
397 system.cpu.itb.write_accesses 0 # DTB write accesses
398 system.cpu.itb.inst_accesses 0 # ITB inst accesses
399 system.cpu.itb.hits 0 # DTB hits
400 system.cpu.itb.misses 0 # DTB misses
401 system.cpu.itb.accesses 0 # DTB accesses
402 system.cpu.numCycles 33963 # number of cpu cycles simulated
403 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
404 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
405 system.cpu.fetch.icacheStallCycles 6931 # Number of cycles fetch is stalled on an Icache miss
406 system.cpu.fetch.Insts 11923 # Number of instructions fetch has processed
407 system.cpu.fetch.Branches 2481 # Number of branches that fetch encountered
408 system.cpu.fetch.predictedBranches 990 # Number of branches that fetch has predicted taken
409 system.cpu.fetch.Cycles 2627 # Number of cycles fetch has run and was not squashing or blocked
410 system.cpu.fetch.SquashCycles 1612 # Number of cycles fetch has spent squashing
411 system.cpu.fetch.BlockedCycles 2574 # Number of cycles fetch has spent blocked
412 system.cpu.fetch.CacheLines 1947 # Number of cache lines fetched
413 system.cpu.fetch.IcacheSquashes 283 # Number of outstanding Icache misses that were squashed
414 system.cpu.fetch.rateDist::samples 13238 # Number of instructions fetched each cycle (Total)
415 system.cpu.fetch.rateDist::mean 1.137785 # Number of instructions fetched each cycle (Total)
416 system.cpu.fetch.rateDist::stdev 2.552533 # Number of instructions fetched each cycle (Total)
417 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
418 system.cpu.fetch.rateDist::0 10611 80.16% 80.16% # Number of instructions fetched each cycle (Total)
419 system.cpu.fetch.rateDist::1 226 1.71% 81.86% # Number of instructions fetched each cycle (Total)
420 system.cpu.fetch.rateDist::2 203 1.53% 83.40% # Number of instructions fetched each cycle (Total)
421 system.cpu.fetch.rateDist::3 226 1.71% 85.10% # Number of instructions fetched each cycle (Total)
422 system.cpu.fetch.rateDist::4 222 1.68% 86.78% # Number of instructions fetched each cycle (Total)
423 system.cpu.fetch.rateDist::5 269 2.03% 88.81% # Number of instructions fetched each cycle (Total)
424 system.cpu.fetch.rateDist::6 92 0.69% 89.51% # Number of instructions fetched each cycle (Total)
425 system.cpu.fetch.rateDist::7 145 1.10% 90.60% # Number of instructions fetched each cycle (Total)
426 system.cpu.fetch.rateDist::8 1244 9.40% 100.00% # Number of instructions fetched each cycle (Total)
427 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
428 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
429 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
430 system.cpu.fetch.rateDist::total 13238 # Number of instructions fetched each cycle (Total)
431 system.cpu.fetch.branchRate 0.073050 # Number of branch fetches per cycle
432 system.cpu.fetch.rate 0.351059 # Number of inst fetches per cycle
433 system.cpu.decode.IdleCycles 6943 # Number of cycles decode is idle
434 system.cpu.decode.BlockedCycles 2849 # Number of cycles decode is blocked
435 system.cpu.decode.RunCycles 2426 # Number of cycles decode is running
436 system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking
437 system.cpu.decode.SquashCycles 951 # Number of cycles decode is squashing
438 system.cpu.decode.BranchResolved 384 # Number of times decode resolved a branch
439 system.cpu.decode.BranchMispred 159 # Number of times decode detected a branch misprediction
440 system.cpu.decode.DecodedInsts 13218 # Number of instructions handled by decode
441 system.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode
442 system.cpu.rename.SquashCycles 951 # Number of cycles rename is squashing
443 system.cpu.rename.IdleCycles 7209 # Number of cycles rename is idle
444 system.cpu.rename.BlockCycles 361 # Number of cycles rename is blocking
445 system.cpu.rename.serializeStallCycles 2278 # count of cycles rename stalled for serializing inst
446 system.cpu.rename.RunCycles 2227 # Number of cycles rename is running
447 system.cpu.rename.UnblockCycles 212 # Number of cycles rename is unblocking
448 system.cpu.rename.RenamedInsts 12456 # Number of instructions processed by rename
449 system.cpu.rename.ROBFullEvents 2 # Number of times rename has blocked due to ROB full
450 system.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full
451 system.cpu.rename.LSQFullEvents 171 # Number of times rename has blocked due to LSQ full
452 system.cpu.rename.RenamedOperands 12490 # Number of destination operands rename has renamed
453 system.cpu.rename.RenameLookups 56756 # Number of register rename lookups that rename has made
454 system.cpu.rename.int_rename_lookups 51556 # Number of integer rename lookups
455 system.cpu.rename.fp_rename_lookups 32 # Number of floating rename lookups
456 system.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed
457 system.cpu.rename.UndoneMaps 6817 # Number of HB maps that are undone due to squashing
458 system.cpu.rename.serializingInsts 41 # count of serializing insts renamed
459 system.cpu.rename.tempSerializingInsts 38 # count of temporary serializing insts renamed
460 system.cpu.rename.skidInsts 665 # count of insts added to the skid buffer
461 system.cpu.memDep0.insertedLoads 2790 # Number of loads inserted to the mem dependence unit.
462 system.cpu.memDep0.insertedStores 1564 # Number of stores inserted to the mem dependence unit.
463 system.cpu.memDep0.conflictingLoads 37 # Number of conflicting loads.
464 system.cpu.memDep0.conflictingStores 14 # Number of conflicting stores.
465 system.cpu.iq.iqInstsAdded 11171 # Number of instructions added to the IQ (excludes non-spec)
466 system.cpu.iq.iqNonSpecInstsAdded 49 # Number of non-speculative instructions added to the IQ
467 system.cpu.iq.iqInstsIssued 8921 # Number of instructions issued
468 system.cpu.iq.iqSquashedInstsIssued 113 # Number of squashed instructions issued
469 system.cpu.iq.iqSquashedInstsExamined 5124 # Number of squashed instructions iterated over during squash; mainly for profiling
470 system.cpu.iq.iqSquashedOperandsExamined 14241 # Number of squashed operands that are examined and possibly removed from graph
471 system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed
472 system.cpu.iq.issued_per_cycle::samples 13238 # Number of insts issued each cycle
473 system.cpu.iq.issued_per_cycle::mean 0.673893 # Number of insts issued each cycle
474 system.cpu.iq.issued_per_cycle::stdev 1.378375 # Number of insts issued each cycle
475 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
476 system.cpu.iq.issued_per_cycle::0 9658 72.96% 72.96% # Number of insts issued each cycle
477 system.cpu.iq.issued_per_cycle::1 1314 9.93% 82.88% # Number of insts issued each cycle
478 system.cpu.iq.issued_per_cycle::2 816 6.16% 89.05% # Number of insts issued each cycle
479 system.cpu.iq.issued_per_cycle::3 544 4.11% 93.16% # Number of insts issued each cycle
480 system.cpu.iq.issued_per_cycle::4 456 3.44% 96.60% # Number of insts issued each cycle
481 system.cpu.iq.issued_per_cycle::5 260 1.96% 98.56% # Number of insts issued each cycle
482 system.cpu.iq.issued_per_cycle::6 123 0.93% 99.49% # Number of insts issued each cycle
483 system.cpu.iq.issued_per_cycle::7 55 0.42% 99.91% # Number of insts issued each cycle
484 system.cpu.iq.issued_per_cycle::8 12 0.09% 100.00% # Number of insts issued each cycle
485 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
486 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
487 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
488 system.cpu.iq.issued_per_cycle::total 13238 # Number of insts issued each cycle
489 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
490 system.cpu.iq.fu_full::IntAlu 8 3.57% 3.57% # attempts to use FU when none available
491 system.cpu.iq.fu_full::IntMult 0 0.00% 3.57% # attempts to use FU when none available
492 system.cpu.iq.fu_full::IntDiv 0 0.00% 3.57% # attempts to use FU when none available
493 system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.57% # attempts to use FU when none available
494 system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.57% # attempts to use FU when none available
495 system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.57% # attempts to use FU when none available
496 system.cpu.iq.fu_full::FloatMult 0 0.00% 3.57% # attempts to use FU when none available
497 system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.57% # attempts to use FU when none available
498 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.57% # attempts to use FU when none available
499 system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.57% # attempts to use FU when none available
500 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.57% # attempts to use FU when none available
501 system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.57% # attempts to use FU when none available
502 system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.57% # attempts to use FU when none available
503 system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.57% # attempts to use FU when none available
504 system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.57% # attempts to use FU when none available
505 system.cpu.iq.fu_full::SimdMult 0 0.00% 3.57% # attempts to use FU when none available
506 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.57% # attempts to use FU when none available
507 system.cpu.iq.fu_full::SimdShift 0 0.00% 3.57% # attempts to use FU when none available
508 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.57% # attempts to use FU when none available
509 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.57% # attempts to use FU when none available
510 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.57% # attempts to use FU when none available
511 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.57% # attempts to use FU when none available
512 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.57% # attempts to use FU when none available
513 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.57% # attempts to use FU when none available
514 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.57% # attempts to use FU when none available
515 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.57% # attempts to use FU when none available
516 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.57% # attempts to use FU when none available
517 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.57% # attempts to use FU when none available
518 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.57% # attempts to use FU when none available
519 system.cpu.iq.fu_full::MemRead 139 62.05% 65.62% # attempts to use FU when none available
520 system.cpu.iq.fu_full::MemWrite 77 34.38% 100.00% # attempts to use FU when none available
521 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
522 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
523 system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
524 system.cpu.iq.FU_type_0::IntAlu 5361 60.09% 60.09% # Type of FU issued
525 system.cpu.iq.FU_type_0::IntMult 9 0.10% 60.20% # Type of FU issued
526 system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.20% # Type of FU issued
527 system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.20% # Type of FU issued
528 system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.20% # Type of FU issued
529 system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.20% # Type of FU issued
530 system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.20% # Type of FU issued
531 system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.20% # Type of FU issued
532 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.20% # Type of FU issued
533 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.20% # Type of FU issued
534 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.20% # Type of FU issued
535 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.20% # Type of FU issued
536 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.20% # Type of FU issued
537 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.20% # Type of FU issued
538 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.20% # Type of FU issued
539 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.20% # Type of FU issued
540 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.20% # Type of FU issued
541 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.20% # Type of FU issued
542 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.20% # Type of FU issued
543 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.20% # Type of FU issued
544 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.20% # Type of FU issued
545 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.20% # Type of FU issued
546 system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.20% # Type of FU issued
547 system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.20% # Type of FU issued
548 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.20% # Type of FU issued
549 system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.23% # Type of FU issued
550 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.23% # Type of FU issued
551 system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.23% # Type of FU issued
552 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.23% # Type of FU issued
553 system.cpu.iq.FU_type_0::MemRead 2338 26.21% 86.44% # Type of FU issued
554 system.cpu.iq.FU_type_0::MemWrite 1210 13.56% 100.00% # Type of FU issued
555 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
556 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
557 system.cpu.iq.FU_type_0::total 8921 # Type of FU issued
558 system.cpu.iq.rate 0.262668 # Inst issue rate
559 system.cpu.iq.fu_busy_cnt 224 # FU busy when requested
560 system.cpu.iq.fu_busy_rate 0.025109 # FU busy rate (busy events/executed inst)
561 system.cpu.iq.int_inst_queue_reads 31381 # Number of integer instruction queue reads
562 system.cpu.iq.int_inst_queue_writes 16313 # Number of integer instruction queue writes
563 system.cpu.iq.int_inst_queue_wakeup_accesses 8052 # Number of integer instruction queue wakeup accesses
564 system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads
565 system.cpu.iq.fp_inst_queue_writes 48 # Number of floating instruction queue writes
566 system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
567 system.cpu.iq.int_alu_accesses 9125 # Number of integer alu accesses
568 system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses
569 system.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores
570 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
571 system.cpu.iew.lsq.thread0.squashedLoads 1590 # Number of loads squashed
572 system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed
573 system.cpu.iew.lsq.thread0.memOrderViolation 21 # Number of memory ordering violations
574 system.cpu.iew.lsq.thread0.squashedStores 626 # Number of stores squashed
575 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
576 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
577 system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
578 system.cpu.iew.lsq.thread0.cacheBlocked 3 # Number of times an access to memory failed due to the cache being blocked
579 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
580 system.cpu.iew.iewSquashCycles 951 # Number of cycles IEW is squashing
581 system.cpu.iew.iewBlockCycles 234 # Number of cycles IEW is blocking
582 system.cpu.iew.iewUnblockCycles 17 # Number of cycles IEW is unblocking
583 system.cpu.iew.iewDispatchedInsts 11220 # Number of instructions dispatched to IQ
584 system.cpu.iew.iewDispSquashedInsts 123 # Number of squashed instructions skipped by dispatch
585 system.cpu.iew.iewDispLoadInsts 2790 # Number of dispatched load instructions
586 system.cpu.iew.iewDispStoreInsts 1564 # Number of dispatched store instructions
587 system.cpu.iew.iewDispNonSpecInsts 37 # Number of dispatched non-speculative instructions
588 system.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall
589 system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
590 system.cpu.iew.memOrderViolationEvents 21 # Number of memory order violations
591 system.cpu.iew.predictedTakenIncorrect 108 # Number of branches that were predicted taken incorrectly
592 system.cpu.iew.predictedNotTakenIncorrect 270 # Number of branches that were predicted not taken incorrectly
593 system.cpu.iew.branchMispredicts 378 # Number of branch mispredicts detected at execute
594 system.cpu.iew.iewExecutedInsts 8523 # Number of executed instructions
595 system.cpu.iew.iewExecLoadInsts 2139 # Number of load instructions executed
596 system.cpu.iew.iewExecSquashedInsts 398 # Number of squashed instructions skipped in execute
597 system.cpu.iew.exec_swp 0 # number of swp insts executed
598 system.cpu.iew.exec_nop 0 # number of nop insts executed
599 system.cpu.iew.exec_refs 3299 # number of memory reference insts executed
600 system.cpu.iew.exec_branches 1437 # Number of branches executed
601 system.cpu.iew.exec_stores 1160 # Number of stores executed
602 system.cpu.iew.exec_rate 0.250950 # Inst execution rate
603 system.cpu.iew.wb_sent 8226 # cumulative count of insts sent to commit
604 system.cpu.iew.wb_count 8068 # cumulative count of insts written-back
605 system.cpu.iew.wb_producers 3883 # num instructions producing a value
606 system.cpu.iew.wb_consumers 7788 # num instructions consuming a value
607 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
608 system.cpu.iew.wb_rate 0.237553 # insts written-back per cycle
609 system.cpu.iew.wb_fanout 0.498588 # average fanout of values written-back
610 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
611 system.cpu.commit.commitSquashedInsts 5496 # The number of squashed insts skipped by commit
612 system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards
613 system.cpu.commit.branchMispredicts 327 # The number of times a branch was mispredicted
614 system.cpu.commit.committed_per_cycle::samples 12287 # Number of insts commited each cycle
615 system.cpu.commit.committed_per_cycle::mean 0.466265 # Number of insts commited each cycle
616 system.cpu.commit.committed_per_cycle::stdev 1.297883 # Number of insts commited each cycle
617 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
618 system.cpu.commit.committed_per_cycle::0 10001 81.39% 81.39% # Number of insts commited each cycle
619 system.cpu.commit.committed_per_cycle::1 1069 8.70% 90.10% # Number of insts commited each cycle
620 system.cpu.commit.committed_per_cycle::2 402 3.27% 93.37% # Number of insts commited each cycle
621 system.cpu.commit.committed_per_cycle::3 263 2.14% 95.51% # Number of insts commited each cycle
622 system.cpu.commit.committed_per_cycle::4 175 1.42% 96.93% # Number of insts commited each cycle
623 system.cpu.commit.committed_per_cycle::5 172 1.40% 98.33% # Number of insts commited each cycle
624 system.cpu.commit.committed_per_cycle::6 49 0.40% 98.73% # Number of insts commited each cycle
625 system.cpu.commit.committed_per_cycle::7 35 0.28% 99.02% # Number of insts commited each cycle
626 system.cpu.commit.committed_per_cycle::8 121 0.98% 100.00% # Number of insts commited each cycle
627 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
628 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
629 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
630 system.cpu.commit.committed_per_cycle::total 12287 # Number of insts commited each cycle
631 system.cpu.commit.committedInsts 4591 # Number of instructions committed
632 system.cpu.commit.committedOps 5729 # Number of ops (including micro ops) committed
633 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
634 system.cpu.commit.refs 2138 # Number of memory references committed
635 system.cpu.commit.loads 1200 # Number of loads committed
636 system.cpu.commit.membars 12 # Number of memory barriers committed
637 system.cpu.commit.branches 1007 # Number of branches committed
638 system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
639 system.cpu.commit.int_insts 4976 # Number of committed integer instructions.
640 system.cpu.commit.function_calls 82 # Number of function calls committed.
641 system.cpu.commit.bw_lim_events 121 # number cycles where commit BW limit reached
642 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
643 system.cpu.rob.rob_reads 23234 # The number of ROB reads
644 system.cpu.rob.rob_writes 23415 # The number of ROB writes
645 system.cpu.timesIdled 221 # Number of times that the entire CPU went into an idle state and unscheduled itself
646 system.cpu.idleCycles 20725 # Total number of cycles that the CPU has spent unscheduled due to idling
647 system.cpu.committedInsts 4591 # Number of Instructions Simulated
648 system.cpu.committedOps 5729 # Number of Ops (including micro ops) Simulated
649 system.cpu.committedInsts_total 4591 # Number of Instructions Simulated
650 system.cpu.cpi 7.397735 # CPI: Cycles Per Instruction
651 system.cpu.cpi_total 7.397735 # CPI: Total CPI of All Threads
652 system.cpu.ipc 0.135177 # IPC: Instructions Per Cycle
653 system.cpu.ipc_total 0.135177 # IPC: Total IPC of All Threads
654 system.cpu.int_regfile_reads 39210 # number of integer regfile reads
655 system.cpu.int_regfile_writes 7985 # number of integer regfile writes
656 system.cpu.fp_regfile_reads 16 # number of floating regfile reads
657 system.cpu.misc_regfile_reads 3239 # number of misc regfile reads
658 system.cpu.misc_regfile_writes 24 # number of misc regfile writes
659 system.cpu.toL2Bus.throughput 1643248336 # Throughput (bytes/s)
660 system.cpu.toL2Bus.trans_dist::ReadReq 396 # Transaction distribution
661 system.cpu.toL2Bus.trans_dist::ReadResp 395 # Transaction distribution
662 system.cpu.toL2Bus.trans_dist::ReadExReq 41 # Transaction distribution
663 system.cpu.toL2Bus.trans_dist::ReadExResp 41 # Transaction distribution
664 system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 580 # Packet count per connected master and slave (bytes)
665 system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 293 # Packet count per connected master and slave (bytes)
666 system.cpu.toL2Bus.pkt_count::total 873 # Packet count per connected master and slave (bytes)
667 system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18560 # Cumulative packet size per connected master and slave (bytes)
668 system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9344 # Cumulative packet size per connected master and slave (bytes)
669 system.cpu.toL2Bus.tot_pkt_size::total 27904 # Cumulative packet size per connected master and slave (bytes)
670 system.cpu.toL2Bus.data_through_bus 27904 # Total data (bytes)
671 system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
672 system.cpu.toL2Bus.reqLayer0.occupancy 218500 # Layer occupancy (ticks)
673 system.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%)
674 system.cpu.toL2Bus.respLayer0.occupancy 479750 # Layer occupancy (ticks)
675 system.cpu.toL2Bus.respLayer0.utilization 2.8 # Layer utilization (%)
676 system.cpu.toL2Bus.respLayer1.occupancy 229245 # Layer occupancy (ticks)
677 system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%)
678 system.cpu.icache.tags.replacements 4 # number of replacements
679 system.cpu.icache.tags.tagsinuse 148.072869 # Cycle average of tags in use
680 system.cpu.icache.tags.total_refs 1584 # Total number of references to valid blocks.
681 system.cpu.icache.tags.sampled_refs 290 # Sample count of references to valid blocks.
682 system.cpu.icache.tags.avg_refs 5.462069 # Average number of references to valid blocks.
683 system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
684 system.cpu.icache.tags.occ_blocks::cpu.inst 148.072869 # Average occupied blocks per requestor
685 system.cpu.icache.tags.occ_percent::cpu.inst 0.072301 # Average percentage of cache occupancy
686 system.cpu.icache.tags.occ_percent::total 0.072301 # Average percentage of cache occupancy
687 system.cpu.icache.tags.occ_task_id_blocks::1024 286 # Occupied blocks per task id
688 system.cpu.icache.tags.age_task_id_blocks_1024::0 168 # Occupied blocks per task id
689 system.cpu.icache.tags.age_task_id_blocks_1024::1 118 # Occupied blocks per task id
690 system.cpu.icache.tags.occ_task_id_percent::1024 0.139648 # Percentage of cache occupancy per task id
691 system.cpu.icache.tags.tag_accesses 4184 # Number of tag accesses
692 system.cpu.icache.tags.data_accesses 4184 # Number of data accesses
693 system.cpu.icache.ReadReq_hits::cpu.inst 1584 # number of ReadReq hits
694 system.cpu.icache.ReadReq_hits::total 1584 # number of ReadReq hits
695 system.cpu.icache.demand_hits::cpu.inst 1584 # number of demand (read+write) hits
696 system.cpu.icache.demand_hits::total 1584 # number of demand (read+write) hits
697 system.cpu.icache.overall_hits::cpu.inst 1584 # number of overall hits
698 system.cpu.icache.overall_hits::total 1584 # number of overall hits
699 system.cpu.icache.ReadReq_misses::cpu.inst 363 # number of ReadReq misses
700 system.cpu.icache.ReadReq_misses::total 363 # number of ReadReq misses
701 system.cpu.icache.demand_misses::cpu.inst 363 # number of demand (read+write) misses
702 system.cpu.icache.demand_misses::total 363 # number of demand (read+write) misses
703 system.cpu.icache.overall_misses::cpu.inst 363 # number of overall misses
704 system.cpu.icache.overall_misses::total 363 # number of overall misses
705 system.cpu.icache.ReadReq_miss_latency::cpu.inst 23913500 # number of ReadReq miss cycles
706 system.cpu.icache.ReadReq_miss_latency::total 23913500 # number of ReadReq miss cycles
707 system.cpu.icache.demand_miss_latency::cpu.inst 23913500 # number of demand (read+write) miss cycles
708 system.cpu.icache.demand_miss_latency::total 23913500 # number of demand (read+write) miss cycles
709 system.cpu.icache.overall_miss_latency::cpu.inst 23913500 # number of overall miss cycles
710 system.cpu.icache.overall_miss_latency::total 23913500 # number of overall miss cycles
711 system.cpu.icache.ReadReq_accesses::cpu.inst 1947 # number of ReadReq accesses(hits+misses)
712 system.cpu.icache.ReadReq_accesses::total 1947 # number of ReadReq accesses(hits+misses)
713 system.cpu.icache.demand_accesses::cpu.inst 1947 # number of demand (read+write) accesses
714 system.cpu.icache.demand_accesses::total 1947 # number of demand (read+write) accesses
715 system.cpu.icache.overall_accesses::cpu.inst 1947 # number of overall (read+write) accesses
716 system.cpu.icache.overall_accesses::total 1947 # number of overall (read+write) accesses
717 system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.186441 # miss rate for ReadReq accesses
718 system.cpu.icache.ReadReq_miss_rate::total 0.186441 # miss rate for ReadReq accesses
719 system.cpu.icache.demand_miss_rate::cpu.inst 0.186441 # miss rate for demand accesses
720 system.cpu.icache.demand_miss_rate::total 0.186441 # miss rate for demand accesses
721 system.cpu.icache.overall_miss_rate::cpu.inst 0.186441 # miss rate for overall accesses
722 system.cpu.icache.overall_miss_rate::total 0.186441 # miss rate for overall accesses
723 system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65877.410468 # average ReadReq miss latency
724 system.cpu.icache.ReadReq_avg_miss_latency::total 65877.410468 # average ReadReq miss latency
725 system.cpu.icache.demand_avg_miss_latency::cpu.inst 65877.410468 # average overall miss latency
726 system.cpu.icache.demand_avg_miss_latency::total 65877.410468 # average overall miss latency
727 system.cpu.icache.overall_avg_miss_latency::cpu.inst 65877.410468 # average overall miss latency
728 system.cpu.icache.overall_avg_miss_latency::total 65877.410468 # average overall miss latency
729 system.cpu.icache.blocked_cycles::no_mshrs 110 # number of cycles access was blocked
730 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
731 system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked
732 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
733 system.cpu.icache.avg_blocked_cycles::no_mshrs 55 # average number of cycles each access was blocked
734 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
735 system.cpu.icache.fast_writes 0 # number of fast writes performed
736 system.cpu.icache.cache_copies 0 # number of cache copies performed
737 system.cpu.icache.ReadReq_mshr_hits::cpu.inst 73 # number of ReadReq MSHR hits
738 system.cpu.icache.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits
739 system.cpu.icache.demand_mshr_hits::cpu.inst 73 # number of demand (read+write) MSHR hits
740 system.cpu.icache.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits
741 system.cpu.icache.overall_mshr_hits::cpu.inst 73 # number of overall MSHR hits
742 system.cpu.icache.overall_mshr_hits::total 73 # number of overall MSHR hits
743 system.cpu.icache.ReadReq_mshr_misses::cpu.inst 290 # number of ReadReq MSHR misses
744 system.cpu.icache.ReadReq_mshr_misses::total 290 # number of ReadReq MSHR misses
745 system.cpu.icache.demand_mshr_misses::cpu.inst 290 # number of demand (read+write) MSHR misses
746 system.cpu.icache.demand_mshr_misses::total 290 # number of demand (read+write) MSHR misses
747 system.cpu.icache.overall_mshr_misses::cpu.inst 290 # number of overall MSHR misses
748 system.cpu.icache.overall_mshr_misses::total 290 # number of overall MSHR misses
749 system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19169750 # number of ReadReq MSHR miss cycles
750 system.cpu.icache.ReadReq_mshr_miss_latency::total 19169750 # number of ReadReq MSHR miss cycles
751 system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19169750 # number of demand (read+write) MSHR miss cycles
752 system.cpu.icache.demand_mshr_miss_latency::total 19169750 # number of demand (read+write) MSHR miss cycles
753 system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19169750 # number of overall MSHR miss cycles
754 system.cpu.icache.overall_mshr_miss_latency::total 19169750 # number of overall MSHR miss cycles
755 system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for ReadReq accesses
756 system.cpu.icache.ReadReq_mshr_miss_rate::total 0.148947 # mshr miss rate for ReadReq accesses
757 system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for demand accesses
758 system.cpu.icache.demand_mshr_miss_rate::total 0.148947 # mshr miss rate for demand accesses
759 system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for overall accesses
760 system.cpu.icache.overall_mshr_miss_rate::total 0.148947 # mshr miss rate for overall accesses
761 system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66102.586207 # average ReadReq mshr miss latency
762 system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66102.586207 # average ReadReq mshr miss latency
763 system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66102.586207 # average overall mshr miss latency
764 system.cpu.icache.demand_avg_mshr_miss_latency::total 66102.586207 # average overall mshr miss latency
765 system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66102.586207 # average overall mshr miss latency
766 system.cpu.icache.overall_avg_mshr_miss_latency::total 66102.586207 # average overall mshr miss latency
767 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
768 system.cpu.l2cache.tags.replacements 0 # number of replacements
769 system.cpu.l2cache.tags.tagsinuse 186.546841 # Cycle average of tags in use
770 system.cpu.l2cache.tags.total_refs 40 # Total number of references to valid blocks.
771 system.cpu.l2cache.tags.sampled_refs 350 # Sample count of references to valid blocks.
772 system.cpu.l2cache.tags.avg_refs 0.114286 # Average number of references to valid blocks.
773 system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
774 system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.414103 # Average occupied blocks per requestor
775 system.cpu.l2cache.tags.occ_blocks::cpu.data 47.132739 # Average occupied blocks per requestor
776 system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004255 # Average percentage of cache occupancy
777 system.cpu.l2cache.tags.occ_percent::cpu.data 0.001438 # Average percentage of cache occupancy
778 system.cpu.l2cache.tags.occ_percent::total 0.005693 # Average percentage of cache occupancy
779 system.cpu.l2cache.tags.occ_task_id_blocks::1024 350 # Occupied blocks per task id
780 system.cpu.l2cache.tags.age_task_id_blocks_1024::0 193 # Occupied blocks per task id
781 system.cpu.l2cache.tags.age_task_id_blocks_1024::1 157 # Occupied blocks per task id
782 system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010681 # Percentage of cache occupancy per task id
783 system.cpu.l2cache.tags.tag_accesses 3887 # Number of tag accesses
784 system.cpu.l2cache.tags.data_accesses 3887 # Number of data accesses
785 system.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits
786 system.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits
787 system.cpu.l2cache.ReadReq_hits::total 40 # number of ReadReq hits
788 system.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits
789 system.cpu.l2cache.demand_hits::cpu.data 20 # number of demand (read+write) hits
790 system.cpu.l2cache.demand_hits::total 40 # number of demand (read+write) hits
791 system.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits
792 system.cpu.l2cache.overall_hits::cpu.data 20 # number of overall hits
793 system.cpu.l2cache.overall_hits::total 40 # number of overall hits
794 system.cpu.l2cache.ReadReq_misses::cpu.inst 270 # number of ReadReq misses
795 system.cpu.l2cache.ReadReq_misses::cpu.data 86 # number of ReadReq misses
796 system.cpu.l2cache.ReadReq_misses::total 356 # number of ReadReq misses
797 system.cpu.l2cache.ReadExReq_misses::cpu.data 41 # number of ReadExReq misses
798 system.cpu.l2cache.ReadExReq_misses::total 41 # number of ReadExReq misses
799 system.cpu.l2cache.demand_misses::cpu.inst 270 # number of demand (read+write) misses
800 system.cpu.l2cache.demand_misses::cpu.data 127 # number of demand (read+write) misses
801 system.cpu.l2cache.demand_misses::total 397 # number of demand (read+write) misses
802 system.cpu.l2cache.overall_misses::cpu.inst 270 # number of overall misses
803 system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses
804 system.cpu.l2cache.overall_misses::total 397 # number of overall misses
805 system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18673250 # number of ReadReq miss cycles
806 system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6669500 # number of ReadReq miss cycles
807 system.cpu.l2cache.ReadReq_miss_latency::total 25342750 # number of ReadReq miss cycles
808 system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2970250 # number of ReadExReq miss cycles
809 system.cpu.l2cache.ReadExReq_miss_latency::total 2970250 # number of ReadExReq miss cycles
810 system.cpu.l2cache.demand_miss_latency::cpu.inst 18673250 # number of demand (read+write) miss cycles
811 system.cpu.l2cache.demand_miss_latency::cpu.data 9639750 # number of demand (read+write) miss cycles
812 system.cpu.l2cache.demand_miss_latency::total 28313000 # number of demand (read+write) miss cycles
813 system.cpu.l2cache.overall_miss_latency::cpu.inst 18673250 # number of overall miss cycles
814 system.cpu.l2cache.overall_miss_latency::cpu.data 9639750 # number of overall miss cycles
815 system.cpu.l2cache.overall_miss_latency::total 28313000 # number of overall miss cycles
816 system.cpu.l2cache.ReadReq_accesses::cpu.inst 290 # number of ReadReq accesses(hits+misses)
817 system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses)
818 system.cpu.l2cache.ReadReq_accesses::total 396 # number of ReadReq accesses(hits+misses)
819 system.cpu.l2cache.ReadExReq_accesses::cpu.data 41 # number of ReadExReq accesses(hits+misses)
820 system.cpu.l2cache.ReadExReq_accesses::total 41 # number of ReadExReq accesses(hits+misses)
821 system.cpu.l2cache.demand_accesses::cpu.inst 290 # number of demand (read+write) accesses
822 system.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses
823 system.cpu.l2cache.demand_accesses::total 437 # number of demand (read+write) accesses
824 system.cpu.l2cache.overall_accesses::cpu.inst 290 # number of overall (read+write) accesses
825 system.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses
826 system.cpu.l2cache.overall_accesses::total 437 # number of overall (read+write) accesses
827 system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.931034 # miss rate for ReadReq accesses
828 system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.811321 # miss rate for ReadReq accesses
829 system.cpu.l2cache.ReadReq_miss_rate::total 0.898990 # miss rate for ReadReq accesses
830 system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
831 system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
832 system.cpu.l2cache.demand_miss_rate::cpu.inst 0.931034 # miss rate for demand accesses
833 system.cpu.l2cache.demand_miss_rate::cpu.data 0.863946 # miss rate for demand accesses
834 system.cpu.l2cache.demand_miss_rate::total 0.908467 # miss rate for demand accesses
835 system.cpu.l2cache.overall_miss_rate::cpu.inst 0.931034 # miss rate for overall accesses
836 system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses
837 system.cpu.l2cache.overall_miss_rate::total 0.908467 # miss rate for overall accesses
838 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69160.185185 # average ReadReq miss latency
839 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77552.325581 # average ReadReq miss latency
840 system.cpu.l2cache.ReadReq_avg_miss_latency::total 71187.500000 # average ReadReq miss latency
841 system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72445.121951 # average ReadExReq miss latency
842 system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72445.121951 # average ReadExReq miss latency
843 system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69160.185185 # average overall miss latency
844 system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75903.543307 # average overall miss latency
845 system.cpu.l2cache.demand_avg_miss_latency::total 71317.380353 # average overall miss latency
846 system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69160.185185 # average overall miss latency
847 system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75903.543307 # average overall miss latency
848 system.cpu.l2cache.overall_avg_miss_latency::total 71317.380353 # average overall miss latency
849 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
850 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
851 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
852 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
853 system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
854 system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
855 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
856 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
857 system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 5 # number of ReadReq MSHR hits
858 system.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits
859 system.cpu.l2cache.demand_mshr_hits::cpu.data 5 # number of demand (read+write) MSHR hits
860 system.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits
861 system.cpu.l2cache.overall_mshr_hits::cpu.data 5 # number of overall MSHR hits
862 system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits
863 system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 270 # number of ReadReq MSHR misses
864 system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 81 # number of ReadReq MSHR misses
865 system.cpu.l2cache.ReadReq_mshr_misses::total 351 # number of ReadReq MSHR misses
866 system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 41 # number of ReadExReq MSHR misses
867 system.cpu.l2cache.ReadExReq_mshr_misses::total 41 # number of ReadExReq MSHR misses
868 system.cpu.l2cache.demand_mshr_misses::cpu.inst 270 # number of demand (read+write) MSHR misses
869 system.cpu.l2cache.demand_mshr_misses::cpu.data 122 # number of demand (read+write) MSHR misses
870 system.cpu.l2cache.demand_mshr_misses::total 392 # number of demand (read+write) MSHR misses
871 system.cpu.l2cache.overall_mshr_misses::cpu.inst 270 # number of overall MSHR misses
872 system.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses
873 system.cpu.l2cache.overall_mshr_misses::total 392 # number of overall MSHR misses
874 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15282750 # number of ReadReq MSHR miss cycles
875 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5380500 # number of ReadReq MSHR miss cycles
876 system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20663250 # number of ReadReq MSHR miss cycles
877 system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2466250 # number of ReadExReq MSHR miss cycles
878 system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2466250 # number of ReadExReq MSHR miss cycles
879 system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15282750 # number of demand (read+write) MSHR miss cycles
880 system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7846750 # number of demand (read+write) MSHR miss cycles
881 system.cpu.l2cache.demand_mshr_miss_latency::total 23129500 # number of demand (read+write) MSHR miss cycles
882 system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15282750 # number of overall MSHR miss cycles
883 system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7846750 # number of overall MSHR miss cycles
884 system.cpu.l2cache.overall_mshr_miss_latency::total 23129500 # number of overall MSHR miss cycles
885 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for ReadReq accesses
886 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses
887 system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.886364 # mshr miss rate for ReadReq accesses
888 system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
889 system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
890 system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for demand accesses
891 system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for demand accesses
892 system.cpu.l2cache.demand_mshr_miss_rate::total 0.897025 # mshr miss rate for demand accesses
893 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for overall accesses
894 system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses
895 system.cpu.l2cache.overall_mshr_miss_rate::total 0.897025 # mshr miss rate for overall accesses
896 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56602.777778 # average ReadReq mshr miss latency
897 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66425.925926 # average ReadReq mshr miss latency
898 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58869.658120 # average ReadReq mshr miss latency
899 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60152.439024 # average ReadExReq mshr miss latency
900 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60152.439024 # average ReadExReq mshr miss latency
901 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56602.777778 # average overall mshr miss latency
902 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64317.622951 # average overall mshr miss latency
903 system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59003.826531 # average overall mshr miss latency
904 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56602.777778 # average overall mshr miss latency
905 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64317.622951 # average overall mshr miss latency
906 system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59003.826531 # average overall mshr miss latency
907 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
908 system.cpu.dcache.tags.replacements 0 # number of replacements
909 system.cpu.dcache.tags.tagsinuse 87.464066 # Cycle average of tags in use
910 system.cpu.dcache.tags.total_refs 2394 # Total number of references to valid blocks.
911 system.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks.
912 system.cpu.dcache.tags.avg_refs 16.397260 # Average number of references to valid blocks.
913 system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
914 system.cpu.dcache.tags.occ_blocks::cpu.data 87.464066 # Average occupied blocks per requestor
915 system.cpu.dcache.tags.occ_percent::cpu.data 0.021354 # Average percentage of cache occupancy
916 system.cpu.dcache.tags.occ_percent::total 0.021354 # Average percentage of cache occupancy
917 system.cpu.dcache.tags.occ_task_id_blocks::1024 146 # Occupied blocks per task id
918 system.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id
919 system.cpu.dcache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id
920 system.cpu.dcache.tags.occ_task_id_percent::1024 0.035645 # Percentage of cache occupancy per task id
921 system.cpu.dcache.tags.tag_accesses 5930 # Number of tag accesses
922 system.cpu.dcache.tags.data_accesses 5930 # Number of data accesses
923 system.cpu.dcache.ReadReq_hits::cpu.data 1767 # number of ReadReq hits
924 system.cpu.dcache.ReadReq_hits::total 1767 # number of ReadReq hits
925 system.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits
926 system.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits
927 system.cpu.dcache.LoadLockedReq_hits::cpu.data 10 # number of LoadLockedReq hits
928 system.cpu.dcache.LoadLockedReq_hits::total 10 # number of LoadLockedReq hits
929 system.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits
930 system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits
931 system.cpu.dcache.demand_hits::cpu.data 2373 # number of demand (read+write) hits
932 system.cpu.dcache.demand_hits::total 2373 # number of demand (read+write) hits
933 system.cpu.dcache.overall_hits::cpu.data 2373 # number of overall hits
934 system.cpu.dcache.overall_hits::total 2373 # number of overall hits
935 system.cpu.dcache.ReadReq_misses::cpu.data 189 # number of ReadReq misses
936 system.cpu.dcache.ReadReq_misses::total 189 # number of ReadReq misses
937 system.cpu.dcache.WriteReq_misses::cpu.data 307 # number of WriteReq misses
938 system.cpu.dcache.WriteReq_misses::total 307 # number of WriteReq misses
939 system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses
940 system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses
941 system.cpu.dcache.demand_misses::cpu.data 496 # number of demand (read+write) misses
942 system.cpu.dcache.demand_misses::total 496 # number of demand (read+write) misses
943 system.cpu.dcache.overall_misses::cpu.data 496 # number of overall misses
944 system.cpu.dcache.overall_misses::total 496 # number of overall misses
945 system.cpu.dcache.ReadReq_miss_latency::cpu.data 11356993 # number of ReadReq miss cycles
946 system.cpu.dcache.ReadReq_miss_latency::total 11356993 # number of ReadReq miss cycles
947 system.cpu.dcache.WriteReq_miss_latency::cpu.data 19957500 # number of WriteReq miss cycles
948 system.cpu.dcache.WriteReq_miss_latency::total 19957500 # number of WriteReq miss cycles
949 system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 130000 # number of LoadLockedReq miss cycles
950 system.cpu.dcache.LoadLockedReq_miss_latency::total 130000 # number of LoadLockedReq miss cycles
951 system.cpu.dcache.demand_miss_latency::cpu.data 31314493 # number of demand (read+write) miss cycles
952 system.cpu.dcache.demand_miss_latency::total 31314493 # number of demand (read+write) miss cycles
953 system.cpu.dcache.overall_miss_latency::cpu.data 31314493 # number of overall miss cycles
954 system.cpu.dcache.overall_miss_latency::total 31314493 # number of overall miss cycles
955 system.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses)
956 system.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses)
957 system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses)
958 system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses)
959 system.cpu.dcache.LoadLockedReq_accesses::cpu.data 12 # number of LoadLockedReq accesses(hits+misses)
960 system.cpu.dcache.LoadLockedReq_accesses::total 12 # number of LoadLockedReq accesses(hits+misses)
961 system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses)
962 system.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses)
963 system.cpu.dcache.demand_accesses::cpu.data 2869 # number of demand (read+write) accesses
964 system.cpu.dcache.demand_accesses::total 2869 # number of demand (read+write) accesses
965 system.cpu.dcache.overall_accesses::cpu.data 2869 # number of overall (read+write) accesses
966 system.cpu.dcache.overall_accesses::total 2869 # number of overall (read+write) accesses
967 system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.096626 # miss rate for ReadReq accesses
968 system.cpu.dcache.ReadReq_miss_rate::total 0.096626 # miss rate for ReadReq accesses
969 system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.336254 # miss rate for WriteReq accesses
970 system.cpu.dcache.WriteReq_miss_rate::total 0.336254 # miss rate for WriteReq accesses
971 system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.166667 # miss rate for LoadLockedReq accesses
972 system.cpu.dcache.LoadLockedReq_miss_rate::total 0.166667 # miss rate for LoadLockedReq accesses
973 system.cpu.dcache.demand_miss_rate::cpu.data 0.172883 # miss rate for demand accesses
974 system.cpu.dcache.demand_miss_rate::total 0.172883 # miss rate for demand accesses
975 system.cpu.dcache.overall_miss_rate::cpu.data 0.172883 # miss rate for overall accesses
976 system.cpu.dcache.overall_miss_rate::total 0.172883 # miss rate for overall accesses
977 system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60089.910053 # average ReadReq miss latency
978 system.cpu.dcache.ReadReq_avg_miss_latency::total 60089.910053 # average ReadReq miss latency
979 system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65008.143322 # average WriteReq miss latency
980 system.cpu.dcache.WriteReq_avg_miss_latency::total 65008.143322 # average WriteReq miss latency
981 system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65000 # average LoadLockedReq miss latency
982 system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65000 # average LoadLockedReq miss latency
983 system.cpu.dcache.demand_avg_miss_latency::cpu.data 63134.058468 # average overall miss latency
984 system.cpu.dcache.demand_avg_miss_latency::total 63134.058468 # average overall miss latency
985 system.cpu.dcache.overall_avg_miss_latency::cpu.data 63134.058468 # average overall miss latency
986 system.cpu.dcache.overall_avg_miss_latency::total 63134.058468 # average overall miss latency
987 system.cpu.dcache.blocked_cycles::no_mshrs 98 # number of cycles access was blocked
988 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
989 system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked
990 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
991 system.cpu.dcache.avg_blocked_cycles::no_mshrs 32.666667 # average number of cycles each access was blocked
992 system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
993 system.cpu.dcache.fast_writes 0 # number of fast writes performed
994 system.cpu.dcache.cache_copies 0 # number of cache copies performed
995 system.cpu.dcache.ReadReq_mshr_hits::cpu.data 83 # number of ReadReq MSHR hits
996 system.cpu.dcache.ReadReq_mshr_hits::total 83 # number of ReadReq MSHR hits
997 system.cpu.dcache.WriteReq_mshr_hits::cpu.data 266 # number of WriteReq MSHR hits
998 system.cpu.dcache.WriteReq_mshr_hits::total 266 # number of WriteReq MSHR hits
999 system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits
1000 system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits
1001 system.cpu.dcache.demand_mshr_hits::cpu.data 349 # number of demand (read+write) MSHR hits
1002 system.cpu.dcache.demand_mshr_hits::total 349 # number of demand (read+write) MSHR hits
1003 system.cpu.dcache.overall_mshr_hits::cpu.data 349 # number of overall MSHR hits
1004 system.cpu.dcache.overall_mshr_hits::total 349 # number of overall MSHR hits
1005 system.cpu.dcache.ReadReq_mshr_misses::cpu.data 106 # number of ReadReq MSHR misses
1006 system.cpu.dcache.ReadReq_mshr_misses::total 106 # number of ReadReq MSHR misses
1007 system.cpu.dcache.WriteReq_mshr_misses::cpu.data 41 # number of WriteReq MSHR misses
1008 system.cpu.dcache.WriteReq_mshr_misses::total 41 # number of WriteReq MSHR misses
1009 system.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses
1010 system.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses
1011 system.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses
1012 system.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses
1013 system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6979505 # number of ReadReq MSHR miss cycles
1014 system.cpu.dcache.ReadReq_mshr_miss_latency::total 6979505 # number of ReadReq MSHR miss cycles
1015 system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3012250 # number of WriteReq MSHR miss cycles
1016 system.cpu.dcache.WriteReq_mshr_miss_latency::total 3012250 # number of WriteReq MSHR miss cycles
1017 system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9991755 # number of demand (read+write) MSHR miss cycles
1018 system.cpu.dcache.demand_mshr_miss_latency::total 9991755 # number of demand (read+write) MSHR miss cycles
1019 system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9991755 # number of overall MSHR miss cycles
1020 system.cpu.dcache.overall_mshr_miss_latency::total 9991755 # number of overall MSHR miss cycles
1021 system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses
1022 system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses
1023 system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses
1024 system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 # mshr miss rate for WriteReq accesses
1025 system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for demand accesses
1026 system.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses
1027 system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses
1028 system.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses
1029 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65844.386792 # average ReadReq mshr miss latency
1030 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65844.386792 # average ReadReq mshr miss latency
1031 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73469.512195 # average WriteReq mshr miss latency
1032 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73469.512195 # average WriteReq mshr miss latency
1033 system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67971.122449 # average overall mshr miss latency
1034 system.cpu.dcache.demand_avg_mshr_miss_latency::total 67971.122449 # average overall mshr miss latency
1035 system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67971.122449 # average overall mshr miss latency
1036 system.cpu.dcache.overall_avg_mshr_miss_latency::total 67971.122449 # average overall mshr miss latency
1037 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
1039 ---------- End Simulation Statistics ----------
projects / gem5.git / blob