Add ability to override verilog mode for verific -f command

[yosys.git] / tests / rpc / design.v

module top(input [3:0] i, output [3:0] o);
        python_inv #(
          .width(4)
        ) inv (
                .i(i),
                .o(o),
        );
endmodule