Merge pull request #2319 from YosysHQ/mwk/techmap-celltype-pattern

[yosys.git] / tests / sat / asserts.ys

read_verilog -sv asserts.v
hierarchy; proc; opt
sat -verify -seq 1 -set-at 1 rst 1 -tempinduct -prove-asserts