reformat wand/wor test
[yosys.git] / tests / sat / sizebits.ys
1 read_verilog -sv sizebits.sv
2 prep; sat -verify -prove-asserts