Merge pull request #1519 from YosysHQ/eddie/submod_po

[yosys.git] / tests / svtypes / enum_simple.ys

read_verilog -sv enum_simple.sv
hierarchy; proc; opt
sat -verify -seq 1 -set-at 1 rst 1 -tempinduct -prove-asserts -show-all