verilog: strip leading and trailing spaces in macro args
[yosys.git] / tests / techmap / .gitignore
1 *.log
2 /*.mk