verilog: strip leading and trailing spaces in macro args

[yosys.git] / tests / techmap / recursive_map.v

module sub;
    sub _TECHMAP_REPLACE_ ();
    bar f0();
endmodule