Fix wire width
[yosys.git] / tests / various / gzip_verilog.ys
1 read_verilog gzip_verilog.v.gz
2 select -assert-any top