tests/various/implicit_ports.ys

   1 read_verilog -sv implicit_ports.sv
   2 proc; opt
   3
   4 flatten
   5 select -module named_ports
   6
   7 sat -verify -prove alu_result 6
   8 sat -verify -set-all-undef cout