tests/various/logger_error.ys

   1 logger -werror "is implicitly declared." -expect error "is implicitly declared." 1
   2 read_verilog << EOF
   3 module top(...);
   4         assign b = w;
   5 endmodule
   6 EOF