tests/various/logger_warn.ys

   1 logger -warn "Successfully finished Verilog frontend." -expect warning "Successfully finished Verilog frontend." 1
   2 read_verilog << EOF
   3 module top(...);
   4         assign b = w;
   5 endmodule
   6 EOF