projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Adding a note (TODO) in the memory_params.ys check file
[yosys.git] / tests / various / reg_wire_error.ys
1 read_verilog -sv reg_wire_error.sv