3 # Copyright (c) 2016, Dresden University of Technology (TU Dresden)
6 # Redistribution and use in source and binary forms, with or without
7 # modification, are permitted provided that the following conditions are
10 # 1. Redistributions of source code must retain the above copyright notice,
11 # this list of conditions and the following disclaimer.
13 # 2. Redistributions in binary form must reproduce the above copyright
14 # notice, this list of conditions and the following disclaimer in the
15 # documentation and/or other materials provided with the distribution.
17 # 3. Neither the name of the copyright holder nor the names of its
18 # contributors may be used to endorse or promote products derived from
19 # this software without specific prior written permission.
21 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
23 # TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
24 # PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER
25 # OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
26 # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
27 # PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
28 # PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
29 # LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
30 # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
31 # SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37 gem5_root = env['GEM5_ROOT']
39 systemc_util_dir = gem5_root + '/util/systemc/gem5_within_systemc'
42 systemc_src += Install('.', systemc_util_dir + '/sc_gem5_control.cc'),
43 systemc_src += Install('.', systemc_util_dir + '/sc_logger.cc'),
44 systemc_src += Install('.', systemc_util_dir + '/sc_module.cc'),
45 systemc_src += Install('.', systemc_util_dir + '/stats.cc'),
48 tlm_src += [File('master_transactor.cc')]
49 tlm_src += [File('sc_ext.cc')]
50 tlm_src += [File('sc_master_port.cc')]
51 tlm_src += [File('sc_mm.cc')]
52 tlm_src += [File('sc_slave_port.cc')]
53 tlm_src += [File('sim_control.cc')]
54 tlm_src += [File('slave_transactor.cc')]
56 tlm = env.Library('gem5_tlm', tlm_src + systemc_src)