Return-path: Envelope-to: publicinbox@libre-riscv.org Delivery-date: Sun, 15 Mar 2020 22:04:41 +0000 Received: from localhost ([::1] helo=libre-riscv.org) by libre-riscv.org with esmtp (Exim 4.89) (envelope-from ) id 1jDbNA-0002w7-RD; Sun, 15 Mar 2020 22:04:40 +0000 Received: from vps2.stafverhaegen.be ([85.10.201.15]) by libre-riscv.org with esmtp (Exim 4.89) (envelope-from ) id 1jDbN9-0002w1-Hf for libre-riscv-dev@lists.libre-riscv.org; Sun, 15 Mar 2020 22:04:39 +0000 Received: from hpdc7800 (hpdc7800 [10.0.0.1]) by vps2.stafverhaegen.be (Postfix) with ESMTP id E354911C0667 for ; Sun, 15 Mar 2020 23:04:38 +0100 (CET) Message-ID: From: Staf Verhaegen To: libre-riscv-dev@lists.libre-riscv.org Date: Sun, 15 Mar 2020 23:04:32 +0100 In-Reply-To: <8C348DCE-274B-476B-8F61-C1BB5F1C3EC1@gatech.edu> References: <6AC4EFD4-AA30-42C7-855A-CE68A62F107F@gatech.edu> <20200315051018.svaw4aor7ifwn725@topoi.pooq.com> <1BB9EA49-275B-4365-963E-9FC21D574BB7@gatech.edu> <16F24775-E25B-4E31-A1D4-145EB65FB1D8@gatech.edu> <75CA4609-370F-455E-A88D-50E3766D45D7@gatech.edu> <884F8FEE-60FF-4580-A2E7-8AAA40A6DB6B@gatech.edu> <8C348DCE-274B-476B-8F61-C1BB5F1C3EC1@gatech.edu> Organization: FibraServi bvba X-Mailer: Evolution 3.28.5 (3.28.5-5.el7) Mime-Version: 1.0 X-Content-Filtered-By: Mailman/MimeDel 2.1.23 Subject: Re: [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility X-BeenThere: libre-riscv-dev@lists.libre-riscv.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Libre-RISCV General Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Reply-To: Libre-RISCV General Development Content-Type: multipart/mixed; boundary="===============7427820492185976647==" Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org Sender: "libre-riscv-dev" --===============7427820492185976647== Content-Type: multipart/signed; micalg="pgp-sha1"; protocol="application/pgp-signature"; boundary="=-Y16OV2Ftu+8SV2Z6USTn" --=-Y16OV2Ftu+8SV2Z6USTn Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Immanuel, Yehowshua U schreef op zo 15-03-2020 om 19:52 [+0000]: > >=20 > > Later (for Libre-SOC v2 or v3), it might be a good idea to add support = for > > x86 and x86_64 user-mode since the patents for the base ISA will have > > expired by then. This would help give us an advantage since it would al= low > > us to run legacy software. >=20 >=20 > Isn=E2=80=99t x86 kinda big - like a 1000+ instructions? How would this i= mpact our power target=E2=80=A6 >=20 > But other than that, I=E2=80=99m all for adding x86 support. If you consider implementing x86 instruction set you also need to consider the risk of patent lawsuits being filed at you... Risc-V instruction set is specially designed to only use features which are not patented or for which the patents have expired. I did not dive in the open licensing terms but I assume that includes patent licenses. greets, Staf. --=-Y16OV2Ftu+8SV2Z6USTn-- --===============7427820492185976647== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: inline X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGlicmUtcmlz Y3YtZGV2IG1haWxpbmcgbGlzdApsaWJyZS1yaXNjdi1kZXZAbGlzdHMubGlicmUtcmlzY3Yub3Jn Cmh0dHA6Ly9saXN0cy5saWJyZS1yaXNjdi5vcmcvbWFpbG1hbi9saXN0aW5mby9saWJyZS1yaXNj di1kZXYK --===============7427820492185976647==--