# Icarius Verilog generated files
simcrg
simsoc

# nMigen generated files
simcrg.v
simsoc.v

# Simulation output
*.vcd
*.fst