# RGMII Gigabit Ethernet PHY

* <http://bugs.libre-riscv.org/show_bug.cgi?id=9>
* <https://github.com/alexforencich/verilog-ethernet/blob/master/rtl/eth_mac_1g_rgmii.v>