# Wishbone Bridge

See also [[AXI]] Bus
* <http://bugs.libre-riscv.org/show_bug.cgi?id=11>
* <https://github.com/alexforencich/verilog-wishbone>