projects
/
riscv-tests.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Reset address translation/perms before PrivChange
[riscv-tests.git]
/
isa
/
rv64ua
/
amoswap_w.S
diff --git
a/isa/rv64ua/amoswap_w.S
b/isa/rv64ua/amoswap_w.S
index c09b8660652637b7e04506cc06872d6b8aa908e9..c4276dcacf4acf2e912332c1b61ae7ed299ca63b 100644
(file)
--- a/
isa/rv64ua/amoswap_w.S
+++ b/
isa/rv64ua/amoswap_w.S
@@
-18,13
+18,6
@@
RVTEST_CODE_BEGIN
li a1, 0xfffffffffffff800; \
la a3, amo_operand; \
sw a0, 0(a3); \
li a1, 0xfffffffffffff800; \
la a3, amo_operand; \
sw a0, 0(a3); \
- nop; nop; nop; nop; \
- nop; nop; nop; nop; \
- nop; nop; nop; nop; \
- nop; nop; nop; nop; \
- nop; nop; nop; nop; \
- nop; nop; nop; nop; \
- nop; nop; nop; nop; \
amoswap.w a4, a1, 0(a3); \
)
amoswap.w a4, a1, 0(a3); \
)
@@
-33,15
+26,6
@@
RVTEST_CODE_BEGIN
# try again after a cache miss
TEST_CASE(4, a4, 0xfffffffffffff800, \
li a1, 0x0000000080000000; \
# try again after a cache miss
TEST_CASE(4, a4, 0xfffffffffffff800, \
li a1, 0x0000000080000000; \
- li a4, 16384; \
- add a5, a3, a4; \
- lw x0, 0(a5); \
- add a5, a5, a4; \
- lw x0, 0(a5); \
- add a5, a5, a4; \
- lw x0, 0(a5); \
- add a5, a5, a4; \
- lw x0, 0(a5); \
amoswap.w a4, a1, 0(a3); \
)
amoswap.w a4, a1, 0(a3); \
)
@@
-62,4
+46,3
@@
RVTEST_DATA_END
.align 3
amo_operand:
.dword 0
.align 3
amo_operand:
.dword 0
- .skip 65536