(no commit message)

[libreriscv.git] / nlnet_2022_ongoing.mdwn

diff --git a/nlnet_2022_ongoing.mdwn b/nlnet_2022_ongoing.mdwn
index 0001333c8aec84060492565b84481f346876da8c..f6ad42d6f07db1ae1f8513031d4564ca3e2e029c 100644 (file)
--- a/nlnet_2022_ongoing.mdwn
+++ b/nlnet_2022_ongoing.mdwn
@@ -1,6 +1,8 @@
 # NL.net proposal
 
 # NL.net proposal
 

-2022-08-
+* 2022-08-107
+* [[nlnet_2022_ongoing/discussion]]
+* <https://bugs.libre-soc.org/show_bug.cgi?id=961>

 
 ## Project name
 
 
 ## Project name
 


@@ -10,6 +12,20 @@ Libre-SOC Ongoing 2022/3
 
 <https://libre-soc.org/nlnet_2022_ongoing>
 
 
 <https://libre-soc.org/nlnet_2022_ongoing>
 

+# Summary
+
+The funding to date from NLnet via EU Grants has been amazing and resulted
+in significant development of Digitally-Sovereign VLSI designs.
+Continuing to further that initial research to create High Performance
+Compute for ultimate use in end-user products such as smartphones desktops
+laptops and Industrial Embedded PCs is clearly important.
+We therefore aim to further the IEEE754 Pipelines, associated Formal
+Correctness Proofs, and continue implementing unit tests, Simulator,
+Processor Core implementing Power ISA and Draft SVP64, as well as
+documentation and attending conferences.
+
+# Submitted to NLnet
+

 Please be short and to the point in your answers; focus primarily on
 the what and how, not so much on the why. Add longer descriptions as
 attachments (see below). If English isn't your first language, don't
 Please be short and to the point in your answers; focus primarily on
 the what and how, not so much on the why. Add longer descriptions as
 attachments (see below). If English isn't your first language, don't