projects
/
gem5.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Mem: Use deque instead of list for bus retries
[gem5.git]
/
src
/
mem
/
SConscript
diff --git
a/src/mem/SConscript
b/src/mem/SConscript
index 2aa7d03237647b706e1a8da22a9c66f2c6158a2c..9cf8b08d1e25e27b68e6bb84e50f4d8d81629242 100644
(file)
--- a/
src/mem/SConscript
+++ b/
src/mem/SConscript
@@
-30,35
+30,57
@@
Import('*')
Import('*')
+SimObject('AddrMapper.py')
SimObject('Bridge.py')
SimObject('Bus.py')
SimObject('Bridge.py')
SimObject('Bus.py')
+SimObject('CommMonitor.py')
SimObject('MemObject.py')
SimObject('MemObject.py')
+Source('addr_mapper.cc')
Source('bridge.cc')
Source('bus.cc')
Source('bridge.cc')
Source('bus.cc')
+Source('coherent_bus.cc')
+Source('comm_monitor.cc')
Source('mem_object.cc')
Source('mport.cc')
Source('mem_object.cc')
Source('mport.cc')
+Source('noncoherent_bus.cc')
Source('packet.cc')
Source('port.cc')
Source('packet.cc')
Source('port.cc')
+Source('packet_queue.cc')
Source('tport.cc')
Source('tport.cc')
-Source('vport.cc')
+Source('port_proxy.cc')
+Source('fs_translating_port_proxy.cc')
+Source('se_translating_port_proxy.cc')
if env['TARGET_ISA'] != 'no':
if env['TARGET_ISA'] != 'no':
- SimObject('PhysicalMemory.py')
- Source('dram.cc')
+ SimObject('AbstractMemory.py')
+ SimObject('SimpleMemory.py')
+ SimObject('SimpleDRAM.py')
+ Source('abstract_mem.cc')
+ Source('simple_mem.cc')
Source('page_table.cc')
Source('physical.cc')
Source('page_table.cc')
Source('physical.cc')
- Source('
translating_port
.cc')
+ Source('
simple_dram
.cc')
-DebugFlag('Bus')
+DebugFlag('B
aseB
us')
DebugFlag('BusAddrRanges')
DebugFlag('BusAddrRanges')
-DebugFlag('BusBridge')
+DebugFlag('CoherentBus')
+DebugFlag('NoncoherentBus')
+CompoundFlag('Bus', ['BaseBus', 'BusAddrRanges', 'CoherentBus',
+ 'NoncoherentBus'])
+
+DebugFlag('Bridge')
+DebugFlag('CommMonitor')
+DebugFlag('DRAM')
+DebugFlag('DRAMWR')
DebugFlag('LLSC')
DebugFlag('MMU')
DebugFlag('MemoryAccess')
DebugFlag('LLSC')
DebugFlag('MMU')
DebugFlag('MemoryAccess')
+DebugFlag('PacketQueue')
DebugFlag('ProtocolTrace')
DebugFlag('RubyCache')
DebugFlag('ProtocolTrace')
DebugFlag('RubyCache')
+DebugFlag('RubyCacheTrace')
DebugFlag('RubyDma')
DebugFlag('RubyGenerated')
DebugFlag('RubyMemory')
DebugFlag('RubyDma')
DebugFlag('RubyGenerated')
DebugFlag('RubyMemory')
@@
-67,9
+89,11
@@
DebugFlag('RubyPort')
DebugFlag('RubyQueue')
DebugFlag('RubySequencer')
DebugFlag('RubySlicc')
DebugFlag('RubyQueue')
DebugFlag('RubySequencer')
DebugFlag('RubySlicc')
-DebugFlag('RubyS
torebuffer
')
+DebugFlag('RubyS
ystem
')
DebugFlag('RubyTester')
DebugFlag('RubyTester')
+DebugFlag('RubyStats')
+DebugFlag('RubyResourceStalls')
CompoundFlag('Ruby', [ 'RubyQueue', 'RubyNetwork', 'RubyTester',
CompoundFlag('Ruby', [ 'RubyQueue', 'RubyNetwork', 'RubyTester',
- 'RubyGenerated', 'RubySlicc', 'RubyS
torebuffer
', 'RubyCache',
- 'RubyMemory', 'RubyDma', 'RubyPort', 'RubySequencer'])
+ 'RubyGenerated', 'RubySlicc', 'RubyS
ystem
', 'RubyCache',
+ 'RubyMemory', 'RubyDma', 'RubyPort', 'RubySequencer'
, 'RubyCacheTrace'
])