projects
/
gem5.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
cpu: fix bug when TrafficGen deschedules event
[gem5.git]
/
src
/
mem
/
fs_translating_port_proxy.cc
diff --git
a/src/mem/fs_translating_port_proxy.cc
b/src/mem/fs_translating_port_proxy.cc
index 9f1f7d019d5cad5ffa072d2afbb859ac5ba97231..52e8b49d812bdb26c0f998bf118d3d13c5dbe3fe 100644
(file)
--- a/
src/mem/fs_translating_port_proxy.cc
+++ b/
src/mem/fs_translating_port_proxy.cc
@@
-1,5
+1,5
@@
/*
/*
- * Copyright (c) 2011 ARM Limited
+ * Copyright (c) 2011
,2013
ARM Limited
* All rights reserved
*
* The license below extends only to copyright in the software and shall
* All rights reserved
*
* The license below extends only to copyright in the software and shall
@@
-46,20
+46,24
@@
* Port object definitions.
*/
* Port object definitions.
*/
+#include "arch/vtophys.hh"
#include "base/chunk_generator.hh"
#include "cpu/base.hh"
#include "cpu/thread_context.hh"
#include "mem/fs_translating_port_proxy.hh"
#include "base/chunk_generator.hh"
#include "cpu/base.hh"
#include "cpu/thread_context.hh"
#include "mem/fs_translating_port_proxy.hh"
+#include "sim/system.hh"
using namespace TheISA;
FSTranslatingPortProxy::FSTranslatingPortProxy(ThreadContext *tc)
using namespace TheISA;
FSTranslatingPortProxy::FSTranslatingPortProxy(ThreadContext *tc)
- : PortProxy(tc->getCpuPtr()->getDataPort()), _tc(tc)
+ : PortProxy(tc->getCpuPtr()->getDataPort(),
+ tc->getSystemPtr()->cacheLineSize()), _tc(tc)
{
}
{
}
-FSTranslatingPortProxy::FSTranslatingPortProxy(MasterPort &port)
- : PortProxy(port), _tc(NULL)
+FSTranslatingPortProxy::FSTranslatingPortProxy(MasterPort &port,
+ unsigned int cacheLineSize)
+ : PortProxy(port, cacheLineSize), _tc(NULL)
{
}
{
}