-system.l2c.occ_blocks::writebacks 14308.761179 # Average occupied blocks per requestor
-system.l2c.occ_blocks::cpu.dtb.walker 64.610993 # Average occupied blocks per requestor
-system.l2c.occ_blocks::cpu.itb.walker 0.928498 # Average occupied blocks per requestor
-system.l2c.occ_blocks::cpu.inst 6189.887268 # Average occupied blocks per requestor
-system.l2c.occ_blocks::cpu.data 5509.423074 # Average occupied blocks per requestor
-system.l2c.occ_percent::writebacks 0.218334 # Average percentage of cache occupancy
-system.l2c.occ_percent::cpu.dtb.walker 0.000986 # Average percentage of cache occupancy
-system.l2c.occ_percent::cpu.itb.walker 0.000014 # Average percentage of cache occupancy
-system.l2c.occ_percent::cpu.inst 0.094450 # Average percentage of cache occupancy
-system.l2c.occ_percent::cpu.data 0.084067 # Average percentage of cache occupancy
-system.l2c.occ_percent::total 0.397852 # Average percentage of cache occupancy
-system.l2c.ReadReq_hits::cpu.dtb.walker 152848 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu.itb.walker 11656 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu.inst 998872 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu.data 377319 # number of ReadReq hits
-system.l2c.ReadReq_hits::total 1540695 # number of ReadReq hits
-system.l2c.Writeback_hits::writebacks 633173 # number of Writeback hits
-system.l2c.Writeback_hits::total 633173 # number of Writeback hits
-system.l2c.UpgradeReq_hits::cpu.data 44 # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total 44 # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu.data 5 # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total 5 # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu.data 105891 # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total 105891 # number of ReadExReq hits
-system.l2c.demand_hits::cpu.dtb.walker 152848 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu.itb.walker 11656 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu.inst 998872 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu.data 483210 # number of demand (read+write) hits
-system.l2c.demand_hits::total 1646586 # number of demand (read+write) hits
-system.l2c.overall_hits::cpu.dtb.walker 152848 # number of overall hits
-system.l2c.overall_hits::cpu.itb.walker 11656 # number of overall hits
-system.l2c.overall_hits::cpu.inst 998872 # number of overall hits
-system.l2c.overall_hits::cpu.data 483210 # number of overall hits
-system.l2c.overall_hits::total 1646586 # number of overall hits
-system.l2c.ReadReq_misses::cpu.dtb.walker 147 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu.itb.walker 12 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu.inst 17382 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu.data 19146 # number of ReadReq misses
-system.l2c.ReadReq_misses::total 36687 # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu.data 3313 # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total 3313 # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu.data 2 # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu.data 140346 # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total 140346 # number of ReadExReq misses
-system.l2c.demand_misses::cpu.dtb.walker 147 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu.itb.walker 12 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu.inst 17382 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu.data 159492 # number of demand (read+write) misses
-system.l2c.demand_misses::total 177033 # number of demand (read+write) misses
-system.l2c.overall_misses::cpu.dtb.walker 147 # number of overall misses
-system.l2c.overall_misses::cpu.itb.walker 12 # number of overall misses
-system.l2c.overall_misses::cpu.inst 17382 # number of overall misses
-system.l2c.overall_misses::cpu.data 159492 # number of overall misses
-system.l2c.overall_misses::total 177033 # number of overall misses
-system.l2c.ReadReq_miss_latency::cpu.dtb.walker 7686500 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu.itb.walker 617000 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu.inst 910008500 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu.data 1001033000 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::total 1919345000 # number of ReadReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu.data 1206000 # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total 1206000 # number of UpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu.data 7379766500 # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total 7379766500 # number of ReadExReq miss cycles
-system.l2c.demand_miss_latency::cpu.dtb.walker 7686500 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu.itb.walker 617000 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu.inst 910008500 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu.data 8380799500 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total 9299111500 # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu.dtb.walker 7686500 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu.itb.walker 617000 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu.inst 910008500 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu.data 8380799500 # number of overall miss cycles
-system.l2c.overall_miss_latency::total 9299111500 # number of overall miss cycles
-system.l2c.ReadReq_accesses::cpu.dtb.walker 152995 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu.itb.walker 11668 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu.inst 1016254 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu.data 396465 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total 1577382 # number of ReadReq accesses(hits+misses)
-system.l2c.Writeback_accesses::writebacks 633173 # number of Writeback accesses(hits+misses)
-system.l2c.Writeback_accesses::total 633173 # number of Writeback accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu.data 3357 # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total 3357 # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu.data 7 # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total 7 # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu.data 246237 # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total 246237 # number of ReadExReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu.dtb.walker 152995 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu.itb.walker 11668 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu.inst 1016254 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu.data 642702 # number of demand (read+write) accesses
-system.l2c.demand_accesses::total 1823619 # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu.dtb.walker 152995 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu.itb.walker 11668 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu.inst 1016254 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu.data 642702 # number of overall (read+write) accesses
-system.l2c.overall_accesses::total 1823619 # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.000961 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.001028 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu.inst 0.017104 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu.data 0.048292 # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu.data 0.986893 # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu.data 0.285714 # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu.data 0.569963 # miss rate for ReadExReq accesses
-system.l2c.demand_miss_rate::cpu.dtb.walker 0.000961 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu.itb.walker 0.001028 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu.inst 0.017104 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu.data 0.248159 # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu.dtb.walker 0.000961 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu.itb.walker 0.001028 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu.inst 0.017104 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu.data 0.248159 # miss rate for overall accesses
-system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52289.115646 # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 51416.666667 # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu.inst 52353.497871 # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu.data 52284.184686 # average ReadReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu.data 364.020525 # average UpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu.data 52582.663560 # average ReadExReq miss latency
-system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52289.115646 # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu.itb.walker 51416.666667 # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu.inst 52353.497871 # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu.data 52546.833070 # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52289.115646 # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu.itb.walker 51416.666667 # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu.inst 52353.497871 # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu.data 52546.833070 # average overall miss latency
+system.l2c.occ_blocks::writebacks 14260.921168 # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu.dtb.walker 79.122472 # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu.itb.walker 1.014068 # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu.inst 6176.146101 # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu.data 5505.607200 # Average occupied blocks per requestor
+system.l2c.occ_percent::writebacks 0.217604 # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu.dtb.walker 0.001207 # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu.itb.walker 0.000015 # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu.inst 0.094241 # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu.data 0.084009 # Average percentage of cache occupancy
+system.l2c.occ_percent::total 0.397077 # Average percentage of cache occupancy
+system.l2c.ReadReq_hits::cpu.dtb.walker 144170 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu.itb.walker 12492 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu.inst 1001175 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu.data 378296 # number of ReadReq hits
+system.l2c.ReadReq_hits::total 1536133 # number of ReadReq hits
+system.l2c.Writeback_hits::writebacks 635023 # number of Writeback hits
+system.l2c.Writeback_hits::total 635023 # number of Writeback hits
+system.l2c.UpgradeReq_hits::cpu.data 45 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total 45 # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu.data 8 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total 8 # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu.data 105875 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total 105875 # number of ReadExReq hits
+system.l2c.demand_hits::cpu.dtb.walker 144170 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu.itb.walker 12492 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu.inst 1001175 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu.data 484171 # number of demand (read+write) hits
+system.l2c.demand_hits::total 1642008 # number of demand (read+write) hits
+system.l2c.overall_hits::cpu.dtb.walker 144170 # number of overall hits
+system.l2c.overall_hits::cpu.itb.walker 12492 # number of overall hits
+system.l2c.overall_hits::cpu.inst 1001175 # number of overall hits
+system.l2c.overall_hits::cpu.data 484171 # number of overall hits
+system.l2c.overall_hits::total 1642008 # number of overall hits
+system.l2c.ReadReq_misses::cpu.dtb.walker 189 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu.itb.walker 14 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu.inst 17378 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu.data 19180 # number of ReadReq misses
+system.l2c.ReadReq_misses::total 36761 # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu.data 3300 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total 3300 # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu.data 5 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total 5 # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu.data 140292 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total 140292 # number of ReadExReq misses
+system.l2c.demand_misses::cpu.dtb.walker 189 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu.itb.walker 14 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu.inst 17378 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu.data 159472 # number of demand (read+write) misses
+system.l2c.demand_misses::total 177053 # number of demand (read+write) misses
+system.l2c.overall_misses::cpu.dtb.walker 189 # number of overall misses
+system.l2c.overall_misses::cpu.itb.walker 14 # number of overall misses
+system.l2c.overall_misses::cpu.inst 17378 # number of overall misses
+system.l2c.overall_misses::cpu.data 159472 # number of overall misses
+system.l2c.overall_misses::total 177053 # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu.dtb.walker 9850500 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu.itb.walker 752000 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu.inst 910079500 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu.data 1002096000 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total 1922778000 # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu.data 996000 # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total 996000 # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu.data 104000 # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total 104000 # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu.data 7365557000 # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total 7365557000 # number of ReadExReq miss cycles
+system.l2c.demand_miss_latency::cpu.dtb.walker 9850500 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu.itb.walker 752000 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu.inst 910079500 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu.data 8367653000 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total 9288335000 # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu.dtb.walker 9850500 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu.itb.walker 752000 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu.inst 910079500 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu.data 8367653000 # number of overall miss cycles
+system.l2c.overall_miss_latency::total 9288335000 # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu.dtb.walker 144359 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu.itb.walker 12506 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu.inst 1018553 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu.data 397476 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total 1572894 # number of ReadReq accesses(hits+misses)
+system.l2c.Writeback_accesses::writebacks 635023 # number of Writeback accesses(hits+misses)
+system.l2c.Writeback_accesses::total 635023 # number of Writeback accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu.data 3345 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total 3345 # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu.data 13 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total 13 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu.data 246167 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total 246167 # number of ReadExReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu.dtb.walker 144359 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu.itb.walker 12506 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu.inst 1018553 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu.data 643643 # number of demand (read+write) accesses
+system.l2c.demand_accesses::total 1819061 # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu.dtb.walker 144359 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu.itb.walker 12506 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu.inst 1018553 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu.data 643643 # number of overall (read+write) accesses
+system.l2c.overall_accesses::total 1819061 # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.001309 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.001119 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu.inst 0.017061 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu.data 0.048254 # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu.data 0.986547 # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu.data 0.384615 # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu.data 0.569906 # miss rate for ReadExReq accesses
+system.l2c.demand_miss_rate::cpu.dtb.walker 0.001309 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu.itb.walker 0.001119 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu.inst 0.017061 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu.data 0.247765 # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu.dtb.walker 0.001309 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu.itb.walker 0.001119 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu.inst 0.017061 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu.data 0.247765 # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52119.047619 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 53714.285714 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu.inst 52369.634020 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu.data 52246.923879 # average ReadReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu.data 301.818182 # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu.data 20800 # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu.data 52501.618054 # average ReadExReq miss latency
+system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52119.047619 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu.itb.walker 53714.285714 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu.inst 52369.634020 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu.data 52470.985502 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52119.047619 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu.itb.walker 53714.285714 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu.inst 52369.634020 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu.data 52470.985502 # average overall miss latency