(no commit message)

[libreriscv.git] / 180nm_Oct2020.mdwn

diff --git a/180nm_Oct2020.mdwn b/180nm_Oct2020.mdwn
index 89002eec75fd4111778c8ef21557aab7b35df8f8..00867e33df152ea5471400e4dc50870ee60feda2 100644 (file)
--- a/180nm_Oct2020.mdwn
+++ b/180nm_Oct2020.mdwn
@@ -3,6 +3,11 @@
 This page is for discussion of what we can aim for and reasonably achieve.
 To be expanded with links to bugreports
 
+Links:
+
+* <https://gitlab.com/Chips4Makers>
+* <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-June/007699.html>
+
 ## Minimum viability
 
 * a Wishbone interface.  this allows us to drop *directly* into
@@ -23,6 +28,7 @@ To be expanded with links to bugreports
 * [[180nm_Oct2020/interfaces]] we need as a bare minimum include JTAG,
   GPIO, EINT, SPI and QSPI, I2C, UART16550, LPC (from Raptor Engineering)
   and that actually might even be it.
+* [[180nm_Oct2020/ls180]] actual auto-generated pinouts by pinmux program
 
 ## Secondary priorities
 
@@ -43,15 +49,28 @@ To be expanded with links to bugreports
 * additional interfaces such as RGB/TTL, SDRAM, HyperRAM, RGMII, SD/MMC,
   USB-ULPI
 * a pinmux
+* [FSI instead of JTAG](https://gitlab.raptorengineering.com/raptor-engineering-public/lpc-spi-bridge-fpga/-/blob/master/fsi_master.v)
 
 # Available people
 
 * Rudi from <http://asics.ws> to cover the interface set
 * [[lkcl]] for the scoreboard systems
 * [[programmerjake]] TODO
-* [[Yehowshua_Immanuel]] TODO
-* [[mtnolan]] pipelines 
-* [[tplaten]] TODO
+* [[Yehowshua_Immanuel]] - Delegate interfaces and do timeline/cost projections
+* [[mnolan]] pipelines 
+* [[tplaten]] memory and cache
 * [[jock_tanner]] TODO
 * MarketNext TODO
 
+# Preliminary coriolis2 ASIC layout
+
+## 02jul2020 - first version
+
+* <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-July/008438.html>
+
+[[!img 180nm_Oct2020/2020-07-02_19-01.png size="900x" ]]
+
+## 03jul2020 - DIV unit added
+
+[[!img 180nm_Oct2020/2020-07-03_11-04.png size="900x" ]]
+