(no commit message)

[libreriscv.git] / about_us.mdwn

diff --git a/about_us.mdwn b/about_us.mdwn
index b2ac1344aa70675e728bbe010de9145efc1b3797..1f47ec041a4d552a75f15f67ad8fc336cec6f5e9 100644 (file)
--- a/about_us.mdwn
+++ b/about_us.mdwn
@@ -89,12 +89,6 @@ Alain's website: <http://phcomp.co.uk>
 * Digital circuit design
 * Availability: Outside normal working hours.
 
-## [[Cole Poirier|cole]]
-
-* Trying to learn and organize stuff
-* GitHub: [[https://github.com/colepoirier]]
-* Availability: full-time
-
 ## [[Sanjay A Menon|Sanjay]]
 
 * Skills: Verilog, C/C++, Python, TCL & PERL
@@ -137,17 +131,6 @@ Alain's website: <http://phcomp.co.uk>
 * Availability:  10+hrs/week, more is negotiable
 * Timezone:  UTC-07:00 (DST UTC-06:00, 2nd Sun of Mar-1st Sun of Nov)
 
-## [[Mikolaj Wielgus|mikolajw]]
-
-* Interests: Libre software and hardware, analog circuits, RF and microwave circuits, nonlinear systems, oscillators
-* Hardware Experience: PCB schematic and layout design, very small amount of IC design
-* Software Experience: Data acquisition and processing (LXI, SCPI), GUI development (wxWidgets), Microcontroller programming (AVR, STM32), video game development (Love2D, SDL)
-* Languages: Verilog, Asm (AVR), C, C++, C#, D, Python, Octave, Lua, Java, or any other language involving a similar set of abstractions
-* GitLab: https://gitlab.com/mwielgus
-* Most of my skills are self-taught by making small amateur projects. I have only little industry experience.
-* Availability: ~6 hrs/week
-* Timezone: UTC+01:00
-
 ## Object Automation
 
 ### [[oa/madan]]
@@ -203,8 +186,27 @@ Alain's website: <http://phcomp.co.uk>
 * FW experience: system programming
 * Availability: depends on a week (0..10+hrs/week)
 
-## [[Kyle Lehman]]
+## [[Kyle Lehman|klehman]]
 
 * Languages: C/C++, Java, Python, SQL, assembly
 * Interests: Language design, microacrhitecture, OS design, emulation, 3D computation 
 * Other interests: Nearly anything that floats, flies, or has an engine with wheels
+
+## [[Andrey Miroshnikov|andreym]]
+* Languages: C, Python, Verilog
+* Interests: Analogue/digital electronics, RF, mobile comms, compilers, FPGAs, discrete mathematics, microarchitecture, Unix OSs, PCB design
+* Experience: FPGA/ASIC system validation, instrument automation using VISA, PCB design (KiCAD, Altium)
+* Other interests: Lingua Latina, Philosophy, History
+* Availability: Full-time
+* IRC: octavius
+
+## [[Manikandan Nagarajan|Manik]]
+
+* Languages: Verilog HDL, VHDL, C, Python & TCL
+* Experience : Domain Specific Architecture Design and Implementation, IP Core Development, System on Chip, FPGA System Design, Chip Tapeout, Crypto Chip Design, Authentication Protocol Design. 
+* LinkedIn Profile: [[https://www.linkedin.com/in/manikandan-nagarajan-2156171a0/]]
+* Availability: 8~10hrs/week
+
+## Former Members
+
+### [[Cole Poirier|cole]]