Another s12z regen

[binutils-gdb.git] / gas / ChangeLog

diff --git a/gas/ChangeLog b/gas/ChangeLog
index 65eb22e233ce15fed877d6291348e39408979516..687a9c801437d231ce699d0bc25de055241b894f 100644 (file)
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,3 +1,90 @@
+2018-06-05  Alan Modra  <amodra@gmail.com>
+
+       * Makefile.in: Regenerate.
+
+2018-06-04  Volodymyr Arbatov  <arbatov@cadence.com>
+
+       * config/tc-xtensa.c (elf32xtensa_separate_props): New
+       declaration.
+       (option_separate_props, option_no_separate_props): New
+       enumeration constants.
+       (md_longopts): Add separate-prop-tables option.
+       (md_parse_option): Add cases for option_separate_props and
+       option_no_separate_props.
+       (md_show_usage): Add help for [no-]separate-prop-tables options.
+
+2018-06-01  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * configure: Regenerated.
+
+2018-06-01  Alexandre Oliva <aoliva@redhat.com>
+
+       * dwarf2dbg.c (dwarf2_consume_line_info): Drop view.
+
+2018-06-01  Jan Beulich  <jbeulich@suse.com>
+
+       * testsuite/gas/i386/ilp32/x86-64-opcode.d,
+       testsuite/gas/i386/x86-64-opcode.d: Adjust expectations.
+
+2018-06-01  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (add_prefix): Check REX bits individually.
+       * testsuite/gas/i386/rex.s: Add tests for overriding individual
+       REX bits, including when others are already set.
+       * testsuite/gas/i386/ilp32/rex.d, testsuite/gas/i386/rex.d:
+       Adjust expectations.
+
+2018-06-01  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (control): Delete.
+       (parse_real_register): Simply check "control" bit. Re-wrap.
+
+2018-06-01  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (build_modrm_byte): Drop REX_B from condition
+       checking for the need of emitting LOCK. Check "control" bit just
+       once.
+
+2018-06-01  Jan Beulich  <jbeulich@suse.com>
+
+       *  testsuite/gas/i386/invpcid.s,
+       testsuite/gas/i386/x86-64-invpcid.s: Add test with explicit
+       "oword ptr".
+       * testsuite/gas/i386/invpcid.d,
+       testsuite/gas/i386/invpcid-intel.d,
+       testsuite/gas/i386/x86-64-invpcid.d,
+       testsuite/gas/i386/x86-64-invpcid-intel.d: Adjust expectations.
+
+2018-05-30  Amit Pawar  <amit.pawar@amd.com>
+
+       * config/tc-i386.c (cpu_flag_init): Add CPU_ZNVER2_FLAGS.
+       * doc/c-i386.texi : Document znver2.
+       * gas/testsuite/gas/i386/arch-13.s: Updated for znver2.
+       * gas/testsuite/gas/i386/arch-13.d: Updated.
+       * gas/testsuite/gas/i386/arch-13-znver1.d: Updated.
+       * gas/testsuite/gas/i386/arch-13-znver2.d: New file.
+       * gas/testsuite/gas/i386/x86-64-arch-3.s: Updated for znver2.
+       * gas/testsuite/gas/i386/x86-64-arch-3.d: Updated.
+       * gas/testsuite/gas/i386/x86-64-arch-3-znver1.d: Updated.
+       * gas/testsuite/gas/i386/x86-64-arch-3-znver2.d: New file.
+       * gas/testsuite/gas/i386/i386.exp: Updated for new test.
+
+2018-05-25  Alan Modra  <amodra@gmail.com>
+
+       * po/POTFILES.in: Regenerate.
+
+2018-05-24  Jim Wilson  <jimw@sifive.com>
+
+       PR gas/23219
+       * config/tc-riscv.c (riscv_frag_align_code): Move frag_more call after
+       !riscv_opts.relax check.
+       (riscv_handle_align): Rewrite !riscv_opts.relax support.
+       * config/tc-riscv (MAX_MEM_FOR_RS_ALIGN_CODE): Update.
+       * testsuite/gas/riscv/no-relax-align.d: New
+       * testsuite/gas/riscv/no-relax-align.s: New
+       * testsuite/gas/riscv/no-relax-align-2.d: New
+       * testsuite/gas/riscv/no-relax-align-2.s: New
+
 2018-05-21  Peter Bergner  <bergner@vnet.ibm.com.com>
 
        * config/tc-ppc.c (md_assemble): Delete handling of fake operands.