(no commit message)

[libreriscv.git] / ghostmansd.mdwn

diff --git a/ghostmansd.mdwn b/ghostmansd.mdwn
index 3696dc6860bfedbe55d5737680110d8e07566669..56be76c12e55c7e524da7dd4267a04ef494b45a6 100644 (file)
--- a/ghostmansd.mdwn
+++ b/ghostmansd.mdwn
@@ -1,43 +1,67 @@
+<!-- autogenerated by budget-sync -->
+
 # Dmitry Selyutin (ghostmansd)
 
-S/W developer
 
-ghostmansd@gmail.com
 
-# Status tracking
+# Status Tracking
+
+
+## Currently working on
+
+* [Bug #671](https://bugs.libre-soc.org/show_bug.cgi?id=671):
+  convert spec pseudocode to use XLEN width
+* [Bug #833](https://bugs.libre-soc.org/show_bug.cgi?id=833):
+  svp64: generate code for integrating SVP64 concepts into binutils
+* [Bug #834](https://bugs.libre-soc.org/show_bug.cgi?id=834):
+  binutils: support draft fsins/fcoss/ternlogi instructions
+* [Bug #844](https://bugs.libre-soc.org/show_bug.cgi?id=844):
+  binutils: implement the first revision with magic instruction
+
+## Completed but not yet paid
+
+
+### NLNet.2019.10.Formal
+
+* [Bug #845](https://bugs.libre-soc.org/show_bug.cgi?id=845):
+  binutils: drop svmagic and deal with the prefix instead
+    * &euro;850 out of total of &euro;1150
 
-## In progress
+### NLNet.2019.10.Standards
 
-- <https://bugs.libre-soc.org/show_bug.cgi?id=663> implement SVP64 element-width overrides
-- <https://bugs.libre-soc.org/show_bug.cgi?id=671> convert spec pseudocode to use XLEN width
-- <https://bugs.libre-soc.org/show_bug.cgi?id=723> implement standalone extsb/extsh/extsw tests
+* [Bug #656](https://bugs.libre-soc.org/show_bug.cgi?id=656):
+  add v3\.0B BCD instructions to simulator
+    * &euro;100 out of total of &euro;200
+* [Bug #657](https://bugs.libre-soc.org/show_bug.cgi?id=657):
+  unit tests needed for BCD instructions
+    * &euro;150 out of total of &euro;300
+* [Bug #712](https://bugs.libre-soc.org/show_bug.cgi?id=712):
+  introduce XLEN\-friendly helper class which aggregates all helpers
+    * &euro;325 out of total of &euro;500
+* [Bug #723](https://bugs.libre-soc.org/show_bug.cgi?id=723):
+  implement standalone extsb/extsh/extsw tests
+    * &euro;297.50 out of total of &euro;350
 
-## Done not yet submitted
+### NLNet.2019.10.Wishbone
 
-- <https://bugs.libre-soc.org/show_bug.cgi?id=723> implement standalone extsb/extsh/extsw tests
-  - TODO (lkcl): update the budget as in tasks below
+* [Bug #660](https://bugs.libre-soc.org/show_bug.cgi?id=660):
+  "First developer steps" documentation page
+    * &euro;125 out of total of &euro;250
 
-## Submitted RPFs
+## Submitted to NLNet but not yet paid
 
-- <https://bugs.libre-soc.org/show_bug.cgi?id=656> First Steps documentation page
-   - 5/9/21
-   - EUR 100
-   - 50:50 dmitry/maciej
-- <https://bugs.libre-soc.org/show_bug.cgi?id=657> BCD instructions unit tests
-   - 5/9/21
-   - EUR 150
-   - 50:50 dmitry/maciej
-- <https://bugs.libre-soc.org/show_bug.cgi?id=660> BCD instructions implementation
-   - 5/9/21
-   - EUR 125
-   - 50:50 dmitry/maciej
- - <https://bugs.libre-soc.org/show_bug.cgi?id=712> ISACaller supporting XLEN
-   - EUR 500 shared between:
-   - EUR 100 [[lkcl]]
-   - EUR 325 dmitry
-   - EUR 75 maciej
 
-## Done
+### NLNet.2019.10.Formal
 
-- <https://bugs.libre-soc.org/show_bug.cgi?id=679> not cherry-picking popcntw XLEN or cnttz XLEN
-- <https://bugs.libre-soc.org/show_bug.cgi?id=680> bpermd XLEN update needs refinement
+* [Bug #833](https://bugs.libre-soc.org/show_bug.cgi?id=833):
+  svp64: generate code for integrating SVP64 concepts into binutils
+    * submitted on 2022-05-13
+    * &euro;1000 which is the total amount
+* [Bug #834](https://bugs.libre-soc.org/show_bug.cgi?id=834):
+  binutils: support draft fsins/fcoss/ternlogi instructions
+    * submitted on 2022-05-17
+    * &euro;500 out of total of &euro;725
+* [Bug #844](https://bugs.libre-soc.org/show_bug.cgi?id=844):
+  binutils: implement the first revision with magic instruction
+    * submitted on 2022-06-08
+    * &euro;1000 out of total of &euro;1300