(no commit message)

[libreriscv.git] / index.mdwn

diff --git a/index.mdwn b/index.mdwn
index 8045a84144190d94b1ba808bfecf26bfd973c88c..3a351825c1c382fb1ff3e59050331186246bc111 100644 (file)
--- a/index.mdwn
+++ b/index.mdwn
@@ -1,11 +1,15 @@
 <div class="jumbotron">
   <h1 class="display-5">Welcome to Libre-SOC</h1>
 <blockquote>
-  <p>We're building a chip. A fast chip. A safe chip. A trusted chip.</p>
+  <p>We're building a chip. A fast chip. A safe chip. A trusted chip.
+  </p>
 
-  <p>A chip with lots of peripherals. And a VPU.  And a 3D GPU...</p>
+  <p>A chip with lots of peripherals. And it's a VPU.  And it's a 3D GPU...
+  </p>
 
-  <p>Oh and here, have the <a href="http://git.libre-soc.org">source code</a>...</p>
+  <p>Oh and here, have the
+     <a href="http://git.libre-soc.org">Libre-SOC source code</a>...
+   </p>
 </blockquote>
   <hr class="my-4">
 
@@ -52,6 +56,13 @@ We are proud of our talented and diverse [team](about_us).
 
 # Our sponsors and partners
 
+* [NLnet](https://nlnet.nl) who have very kindly sponsored us with
+  over EUR 350,000 in various separate grants.
+* [NGI POINTER](https://www.ngi.eu/ngi-projects/ngi-pointer/) who have
+  sponsored us with a EUR 200,000 Horizon 2020 Grant.
+* [Mythic Beasts](http://mythic-beasts.com) who don't overcommit on
+  their VPS allocations (no memory ballooning), and put servers on
+  the fastest backbone Internet points.
 * [Purism](http://puri.sm) donates to us through [NLNet](nlnet)
   charitable gifting
 * [Raptor CS](http://raptorcs.com) has given us access to a powerful
@@ -68,6 +79,34 @@ We are proud of our talented and diverse [team](about_us).
 * [[fed4fire]] for supercomputer access for verilator simulations,
   with thanks to Ghent University / IMEC.
 
+# Status and TODO <a name="TODO"></a>
+
+This section covers more future tasks.  A progress report
+is available at the [[3d_gpu]] page.
+
+| Date     | Task                                      | bug   |
+| -------- | ----------------------------------------- | ----- |
+| Oct 2020 | Integer OpenPOWER ISA v3.0 implemented    | [[!bug 383]]   |
+| Sep 2020 | ECP5 FPGA running basic bare metal        | [[!bug 22]]      |
+| Jun 2021 | 180nm GDS-II IMEC tapeout Jun 9th         | [[!bug 199]]    |
+| TODO     | Complete MMU for GNU/Linux OSes           | [[!bug 51]]      |
+| TODO     | ISA Simulators                            | [[!bug 241]]      |
+| TODO     | power-gem5 Simulator                      | [[!bug 581]]      |
+| TODO     | binutils support for SVP64                | [[!bug 550]]      |
+| TODO     | gcc support for SVP64                     | [[!bug 558]]      |
+| TODO     | [[openpower/sv/svp64]] Vectorisation      | [[!bug 583]]     |
+| TODO     | In-order execution engine                 |       |
+| TODO     | out-of-order execution engine             | [[!bug 81]]       |
+| TODO     | Video Instructions and libraries          | [[!bug 137]]      |
+| TODO     | IEEE754 FP HDL Library                    | [[!bug 48]]      |
+| TODO     | Kazan 3D Vulkan Driver                    | [[!bug 54]]      |
+| TODO     | MESA 3D Vulkan Driver                     | [[!bug 251]]      |
+| TODO     | 3D instructions                           | [[!bug 252]]       |
+| TODO     | cryptographic [[openpower/sv/bitmanip]] instructions   |       |
+| TODO     | [[crypto_router_asic]] (130nm?)           | [[!bug 589]]       |
+| TODO     | Kestrel BMC Port                          |       |
+| TODO     | Debug Working Group (JTAG, DMI, FSI)      |       |
+
 # How Can I Help?
 
 If you would like to fund us, see [[funding]]. We currently have some
@@ -85,9 +124,10 @@ just get in touch on the list, there is plenty to do.
 
 1. First, join the
   [mailing list](http://lists.libre-soc.org/mailman/listinfo/libre-soc-dev),
-  introduce yourself (people will happily say "hello" back") and
-  the Freenode IRC channel
-  [#libre-soc](https://libre-soc.org/irclog/latest.log.html).
+  introduce yourself (people will happily say "hello" back) and
+  the Libera IRC channel
+  (#libre-soc at irc.libera.chat port 6697, see
+https://libera.chat/guides/connect), [logs here](https://libre-soc.org/irclog/latest.log.html).
   Read through
   [recent posts](http://lists.libre-soc.org/pipermail/libre-soc-dev/)
   and the [[charter]], ask questions if you have any and let everyone know,
@@ -126,6 +166,7 @@ step you will have needed to install yosys:
     git clone https://git.libre-soc.org/git/nmigen.git
     git clone https://git.libre-soc.org/git/nmigen-soc.git
     git clone https://git.libre-soc.org/git/nmutil.git
+    git clone https://git.libre-soc.org/git/openpower-isa.git
     git clone https://git.libre-soc.org/git/c4m-jtag.git
     git clone https://git.libre-soc.org/git/ieee754fpu.git
     git clone https://git.libre-soc.org/git/soc.git
@@ -133,8 +174,9 @@ step you will have needed to install yosys:
     cd nmigen; python setup.py develop; cd ..
     cd nmigen-soc; python setup.py develop; cd ..
     cd c4m-jtag; python setup.py develop; cd ..
-    cd nmutil; make install; cd ..
-    cd ieee754fpu; make install; cd ..
+    cd nmutil; make develop; cd ..
+    cd openpower-isa; make develop; cd ..
+    cd ieee754fpu; make develop; cd ..
     cd soc; make gitupdate; make develop
     
     python3 src/soc/decoder/power_decoder.py
@@ -146,6 +188,9 @@ which you can clone with:
 
     git clone https://git.libre-soc.org/git/dev-env-setup.git
 
+A convenient page which gives step-by-step instructions is: 
+[[HDL_workflow/devscripts]]
+
 ## How can I learn?
 
 The whole purpose of this project is to be a learning environment as well