ct.setup_internals();
ct.setup_stdcells();
- for (auto &it : module->cells) {
+ for (auto &it : module->cells_) {
if (!ct.cell_known(it.second->type))
continue;
for (auto &it2 : it.second->connections())
{
RTLIL::SigSpec sig_a, sig_b, sig_s, sig_y;
- assert(cell->connections().count("\\Y") > 0);
+ assert(cell->has("\\Y"));
sig_y = values_map(assign_map(cell->get("\\Y")));
if (sig_y.is_fully_const())
return true;
- if (cell->connections().count("\\S") > 0) {
+ if (cell->has("\\S")) {
sig_s = cell->get("\\S");
if (!eval(sig_s, undef, cell))
return false;
}
- if (cell->connections().count("\\A") > 0)
+ if (cell->has("\\A"))
sig_a = cell->get("\\A");
- if (cell->connections().count("\\B") > 0)
+ if (cell->has("\\B"))
sig_b = cell->get("\\B");
if (cell->type == "$mux" || cell->type == "$pmux" || cell->type == "$safe_pmux" || cell->type == "$_MUX_")