(no commit message)

[libreriscv.git] / lkcl.mdwn

diff --git a/lkcl.mdwn b/lkcl.mdwn
index 7870f1e3463526de31b9680f40e250499a50b098..3d2a35fb590f4637a48ba10430e7328f07916614 100644 (file)
--- a/lkcl.mdwn
+++ b/lkcl.mdwn
@@ -1,6 +1,6 @@
 # Luke Kenneth Casson Leighton
 
-Lead dev and Project Coordinator for LibreSOC.
+Lead dev and Project Coordinator for Libre-SOC.
 
 # Status tracking
 
@@ -10,21 +10,27 @@ move things along from one stage to the next
 
 * Project Management
 * <http://bugs.libre-riscv.org/show_bug.cgi?id=132> simd partitioned signal
-
 * <http://bugs.libre-riscv.org/show_bug.cgi?id=178> coriolis2 start/tutorial
+* <http://bugs.libre-riscv.org/show_bug.cgi?id=186> opcode decoder
 
+## Completed but not yet submitted:
 
-## Completed
-
-completed but not yet submitted:
-
-* <http://bugs.libre-riscv.org/show_bug.cgi?id=113> fcvt range
+* <http://bugs.libre-riscv.org/show_bug.cgi?id=113> fcvt range 100% EUR 250
+* <http://bugs.libre-riscv.org/show_bug.cgi?id=171> 50% with [[mnolan]] EUR 200
+* <http://bugs.libre-riscv.org/show_bug.cgi?id=173> dynamic shift 50% with [[mnolan]] EUR 350
 
 ## Submitted for NLNet RFP
 
 submitted but not confirmed paid:
 
+### Project 2019-02-012 Date
+
 ## Paid
 
 donation from NLNet confirmed received:
 
+### Project 2019-02-012 Date 28jan2020
+
+* admin tasks
+* <http://bugs.libre-riscv.org/show_bug.cgi?id=147>
+