(no commit message)
[libreriscv.git] / lkcl.mdwn
index 9dbc3a1220924c9a2eacacfee3a94b1abcd13c53..db0229b595cd4305dc3cf2143f2e87a06c1bac5c 100644 (file)
--- a/lkcl.mdwn
+++ b/lkcl.mdwn
@@ -12,54 +12,107 @@ move things along from one stage to the next
 ## Currently working on
 
  - Project Management
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=416> DEC/TB
+   - EUR 250
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=468> wishbone downconverter
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=425>
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=432>
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=450>
  - <http://bugs.libre-riscv.org/show_bug.cgi?id=81> 6600 scoreboard
  - <http://bugs.libre-riscv.org/show_bug.cgi?id=206> branch prediction research
- - <http://bugs.libre-riscv.org/show_bug.cgi?id=186> opcode decoder with [[mnolan]]
- - <https://bugs.libre-soc.org/show_bug.cgi?id=272>
-    - functions needed for simulator
-    - Shared 10% with [[mnolan]]
  - <https://bugs.libre-soc.org/show_bug.cgi?id=216> LDST buffer
- - <https://bugs.libre-soc.org/show_bug.cgi?id=346> test core to regfiles
- <https://bugs.libre-soc.org/show_bug.cgi?id=323> MUL pipe
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=448> MUL tests
  - shared with cole
  - <https://bugs.libre-soc.org/show_bug.cgi?id=419> MUL proof
- - <https://bugs.libre-soc.org/show_bug.cgi?id=324> DIV pipe
  - <https://bugs.libre-soc.org/show_bug.cgi?id=420> DIV proof
- - <https://bugs.libre-soc.org/show_bug.cgi?id=325> Trap pipe
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=340> SHIFTROT proof
  - <https://bugs.libre-soc.org/show_bug.cgi?id=336> Compunit RA=0 test
- - <https://bugs.libre-soc.org/show_bug.cgi?id=345> POWER9 regfiles
  - <https://bugs.libre-soc.org/show_bug.cgi?id=348> SPR pipe
  - <https://bugs.libre-soc.org/show_bug.cgi?id=418> SPR proof
  - <https://bugs.libre-soc.org/show_bug.cgi?id=350> LDST RA=0 test
  - <https://bugs.libre-soc.org/show_bug.cgi?id=361> RA=0 tests
- - <https://bugs.libre-soc.org/show_bug.cgi?id=393> WB to LDST
  - <https://bugs.libre-soc.org/show_bug.cgi?id=407> XICS
+   - EUR 300
  - <https://bugs.libre-soc.org/show_bug.cgi?id=412> litex
  - <https://bugs.libre-soc.org/show_bug.cgi?id=415> misc opcodes
- - <https://bugs.libre-soc.org/show_bug.cgi?id=416> DEC/TB
  - <https://bugs.libre-soc.org/show_bug.cgi?id=349> privileged detection
  - <https://bugs.libre-soc.org/show_bug.cgi?id=310> FU multiple tasks
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=335> Branch proof
+   - EUR 400 shared 25% [[mnolan]] EUR 100
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=306> ALU proof
+   - EUR 500 shared [[mnolan]] samuel, TBD split
 
 ## Completed but not yet submitted:
 
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=476> addme bug
+
+## Submitted for NLNet RFP
+
+submitted but not confirmed paid:
+
+### 2019-10P-046 19-aug-2020  NLNet 2019-10-046 Formal Standards OpenPOWER 
+
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=463>
+    - EUR 2000, python POWER9 simulator
+    - Shared 50% with [[mnolan]], EUR 1000
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=272>
+    - EUR 250, functions needed for simulator
+    - Shared 20% with [[mnolan]], EUR 50
+
+#### proofs 2019-10-032
+
  - <https://bugs.libre-soc.org/show_bug.cgi?id=421> Trap proof
+   - EUR 500 shared 20% samuel, EUR 100
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=332> CR proof
+   - EUR 300 shared 1/6 [[mnolan]] EUR 50
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=331> Logic proof
+   - EUR 400 shared 25% [[mnolan]] EUR 100
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=312> countzero proof
+   - EUR 150
+
+### wishbone 2019-10-043
+
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=460> Document 6600
+   - EUR 500
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=393> WB to LDST
+    - EUR 300
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=414> DMI interface
+    - EUR 250
+ - <http://bugs.libre-riscv.org/show_bug.cgi?id=186> opcode decoder
+   - EUR 500, shared 40%, with [[mnolan]] (40%), [[programmerjake]] (20%), EUR 200
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=339> SHIFTROT pipe
+   - EUR 300
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=441> test improvement
+   - EUR 400, 50% shared [[programmerjake]] EUR 200
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=323> MUL pipe
+   - EUR 750, 33% shared [[programmerjake]] EUR 250
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=351> virtual regfile port
+   - EUR 200 50% shared, cole, EUR 100
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=345> POWER9 regfiles
+   - EUR 200
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=325> Trap pipe
+   - EUR 500 60% shared, cole (20%) samuel (20%), EUR 300
  - <https://bugs.libre-soc.org/show_bug.cgi?id=382> SRAM wishbone object
+   - EUR 150
  - <https://bugs.libre-soc.org/show_bug.cgi?id=305> ALU pipe
- - <https://bugs.libre-soc.org/show_bug.cgi?id=306> ALU proof
+   - EUR 400 shared 50% [[mnolan]] EUR 200
  - <https://bugs.libre-soc.org/show_bug.cgi?id=313> Branch pipe
- - <https://bugs.libre-soc.org/show_bug.cgi?id=335> Branch proof
+   - EUR 250 shared 40% [[mnolan]] EUR 100
  - <https://bugs.libre-soc.org/show_bug.cgi?id=314> CR pipe
- - <https://bugs.libre-soc.org/show_bug.cgi?id=332> CR proof
+   - EUR 300 shared 1/3 [[mnolan]] EUR 100
  - <https://bugs.libre-soc.org/show_bug.cgi?id=330> Logic pipe
- - <https://bugs.libre-soc.org/show_bug.cgi?id=331> Logic proof
- - <https://bugs.libre-soc.org/show_bug.cgi?id=312> countzero proof
+   - EUR 300 shared 50% [[mnolan]] EUR 150
  - <https://bugs.libre-soc.org/show_bug.cgi?id=346> regfile-core
+   - EUR 750
  - <https://bugs.libre-soc.org/show_bug.cgi?id=344> add mtmsrd
+  - EUR 100
  - <https://bugs.libre-soc.org/show_bug.cgi?id=409> illegal instructions
+  - EUR 100
  - <https://bugs.libre-soc.org/show_bug.cgi?id=435> MSR and PC "state"
-
-## Submitted for NLNet RFP
-
-submitted but not confirmed paid:
+   - EUR 100
+ - <https://bugs.libre-soc.org/show_bug.cgi?id=324> DIV pipe
+   - EUR 1500 shared with [[programmerjake]] 1/3 (EUR 500)
 
 ### Project 2019-02-012 Date {TEMPLATE INSERT DATE}