PR1202, mcore disassembler: wrong address loopt

[binutils-gdb.git] / opcodes / ChangeLog

diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index 2151bb6a8bc5fd0134729fdc2bd5bc589c90a189..6419ee83cc4f6ab24932e64c49988ac7d2df97f1 100644 (file)
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,67 @@
+2021-06-03  Alan Modra  <amodra@gmail.com>
+
+       PR 1202
+       * mcore-dis.c (print_insn_mcore): Correct loopt disassembly.
+       Use unsigned int for inst.
+
+2021-06-02  Shahab Vahedi  <shahab@synopsys.com>
+
+       * arc-dis.c (arc_option_arg_t): New enumeration.
+       (arc_options): New variable.
+       (disassembler_options_arc): New function.
+       (print_arc_disassembler_options): Reimplement in terms of
+       "disassembler_options_arc".
+
+2021-05-29  Alan Modra  <amodra@gmail.com>
+
+       * ppc-dis.c (lookup_powerpc): Test deprecated field when -Many.
+       Don't special case PPC_OPCODE_RAW.
+       (lookup_prefix): Likewise.
+       (lookup_vle, lookup_spe2): Similarly.  Add dialect parameter and..
+       (print_insn_powerpc): ..update caller.
+       * ppc-opc.c (EXT): Define.
+       (powerpc_opcodes): Mark extended mnemonics with EXT.
+       (prefix_opcodes, vle_opcodes): Likewise.
+       (XISEL, XISEL_MASK): Add cr field and simplify.
+       (powerpc_opcodes): Use XISEL with extended isel mnemonics and sort
+       all isel variants to where the base mnemonic belongs.  Sort dstt,
+       dststt and dssall.
+
+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>
+
+       * mips-opc.c (mips_builtin_opcodes): Reorder legacy COP0, COP2,
+       COP3 opcode instructions.
+
+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>
+
+       * mips-opc.c (mips_builtin_opcodes): Update exclusion list for
+       "ldc2", "ldc3", "lwc0", "lwc2", "lwc3", "sdc2", "sdc3", "swc0",
+       "swc2", "swc3", "cfc0", "ctc0", "bc2f", "bc2fl", "bc2t",
+       "bc2tl", "cfc2", "ctc2", "dmfc2", "dmtc2", "mfc2", "mtc2",
+       "bc3f", "bc3fl", "bc3t", "bc3tl", "cfc3", "ctc3", "mfc3",
+       "mtc3", "bc0f", "bc0fl", "bc0t", "bc0tl", "rfe", "c2", "c3",
+       "cop2", and "cop3" entries.
+
+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>
+
+       * mips-opc.c (mips_builtin_opcodes): Remove "dmfc3" and "dmtc3"
+       entries and associated comments.
+
+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>
+
+       * mips-opc.c (mips_builtin_opcodes): Move the "rfe" entry ahead
+       of "c0".
+
+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>
+
+       * mips-dis.c (mips_cp1_names_mips): New variable.
+       (mips_arch_choices): Use it rather than `mips_cp1_names_numeric'
+       for "r3000", "r4000", "r4010", "vr4100", "vr4111", "vr4120",
+       "r4300", "r4400", "r4600", "r4650", "r5000", "vr5400", "vr5500",
+       "r5900", "r6000", "rm7000", "rm9000", "r8000", "r10000",
+       "r12000", "r14000", "r16000", "mips5", "loongson2e", and
+       "loongson2f".
+
 2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>
 
        * mips-dis.c (print_reg) <OP_REG_COPRO>: Move control register