(no commit message)

[libreriscv.git] / openpower / sv / executive_summary.mdwn

diff --git a/openpower/sv/executive_summary.mdwn b/openpower/sv/executive_summary.mdwn
index 09788b51916bbd7be0947e088936afbee9cafe02..6d1c137c89974878d1e6a62df644ca6660eaa038 100644 (file)
--- a/openpower/sv/executive_summary.mdwn
+++ b/openpower/sv/executive_summary.mdwn
@@ -12,12 +12,15 @@ instructions vertical and registers horizontal otherwise it will be
 difficult to grasp and appreciate its RISC simplicity.
 
 Like all Cray-Style Scalable Vector ISAs, Simple-V binaries remain
-ubiquitous: the ISA uniform.  GPUs may implement massive-wide
-SIMD back-ends, focussing on
-number-crunching.  Existing Multi-issue Superscalar implementations may
-insert Simple-V between decode and issue with minimal disruption.
-Single-issue in-order implementations are very straightforward.  All
-implementations regardless of back-end capability may execute the exact
+ubiquitous, the ISA uniform.
+
+* GPUs may implement massive-wide SIMD back-ends, focussing on
+  number-crunching.
+* Existing Multi-issue Superscalar implementations may
+  insert Simple-V between decode and issue with minimal disruption.
+* Single-issue in-order implementations are very straightforward.
+
+All implementations regardless of back-end capability may execute the exact
 same binaries *(this is known to be extremely important to the Power ISA
 ecosystem)*.