/*
* Copyright (c) 2007 The Hewlett-Packard Development Company
+ * Copyright (c) 2011 Advanced Micro Devices, Inc.
* All rights reserved.
*
* The license below extends only to copyright in the software and shall
* Authors: Gabe Black
*/
-#include "config/full_system.hh"
+#include "arch/x86/utility.hh"
-#if FULL_SYSTEM
#include "arch/x86/interrupts.hh"
-#endif
-#include "arch/x86/regs/int.hh"
-#include "arch/x86/regs/misc.hh"
-#include "arch/x86/regs/segment.hh"
-#include "arch/x86/utility.hh"
+#include "arch/x86/registers.hh"
#include "arch/x86/x86_traits.hh"
#include "cpu/base.hh"
-#include "sim/system.hh"
+#include "fputils/fp80.h"
+#include "sim/full_system.hh"
namespace X86ISA {
-uint64_t getArgument(ThreadContext *tc, int number, bool fp) {
-#if FULL_SYSTEM
- panic("getArgument() not implemented for x86!\n");
-#else
- panic("getArgument() only implemented for FULL_SYSTEM\n");
- M5_DUMMY_RETURN
-#endif
-}
-
-# if FULL_SYSTEM
-void initCPU(ThreadContext *tc, int cpuId)
+uint64_t
+getArgument(ThreadContext *tc, int &number, uint16_t size, bool fp)
{
- // This function is essentially performing a reset. The actual INIT
- // interrupt does a subset of this, so we'll piggyback on some of its
- // functionality.
- InitInterrupt init(0);
- init.invoke(tc);
-
- tc->setMicroPC(0);
- tc->setNextMicroPC(1);
-
- // These next two loops zero internal microcode and implicit registers.
- // They aren't specified by the ISA but are used internally by M5's
- // implementation.
- for (int index = 0; index < NumMicroIntRegs; index++) {
- tc->setIntReg(INTREG_MICRO(index), 0);
+ if (fp) {
+ panic("getArgument(): Floating point arguments not implemented\n");
+ } else if (size != 8) {
+ panic("getArgument(): Can only handle 64-bit arguments.\n");
}
- for (int index = 0; index < NumImplicitIntRegs; index++) {
- tc->setIntReg(INTREG_IMPLICIT(index), 0);
+ // The first 6 integer arguments are passed in registers, the rest
+ // are passed on the stack.
+ const int int_reg_map[] = {
+ INTREG_RDI, INTREG_RSI, INTREG_RDX,
+ INTREG_RCX, INTREG_R8, INTREG_R9
+ };
+ if (number < sizeof(int_reg_map) / sizeof(*int_reg_map)) {
+ return tc->readIntReg(int_reg_map[number]);
+ } else {
+ panic("getArgument(): Don't know how to handle stack arguments.\n");
}
+}
- // Set integer register EAX to 0 to indicate that the optional BIST
- // passed. No BIST actually runs, but software may still check this
- // register for errors.
- tc->setIntReg(INTREG_RAX, 0);
-
- tc->setMiscReg(MISCREG_CR0, 0x0000000060000010ULL);
- tc->setMiscReg(MISCREG_CR8, 0);
-
- // TODO initialize x87, 64 bit, and 128 bit media state
+void
+initCPU(ThreadContext *tc, int cpuId)
+{
+ InitInterrupt(0).invoke(tc);
+}
- tc->setMiscReg(MISCREG_MTRRCAP, 0x0508);
- for (int i = 0; i < 8; i++) {
- tc->setMiscReg(MISCREG_MTRR_PHYS_BASE(i), 0);
- tc->setMiscReg(MISCREG_MTRR_PHYS_MASK(i), 0);
- }
- tc->setMiscReg(MISCREG_MTRR_FIX_64K_00000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_16K_80000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_16K_A0000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_4K_C0000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_4K_C8000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_4K_D0000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_4K_D8000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_4K_E0000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_4K_E8000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_4K_F0000, 0);
- tc->setMiscReg(MISCREG_MTRR_FIX_4K_F8000, 0);
-
- tc->setMiscReg(MISCREG_DEF_TYPE, 0);
-
- tc->setMiscReg(MISCREG_MCG_CAP, 0x104);
- tc->setMiscReg(MISCREG_MCG_STATUS, 0);
- tc->setMiscReg(MISCREG_MCG_CTL, 0);
-
- for (int i = 0; i < 5; i++) {
- tc->setMiscReg(MISCREG_MC_CTL(i), 0);
- tc->setMiscReg(MISCREG_MC_STATUS(i), 0);
- tc->setMiscReg(MISCREG_MC_ADDR(i), 0);
- tc->setMiscReg(MISCREG_MC_MISC(i), 0);
+void startupCPU(ThreadContext *tc, int cpuId)
+{
+ if (cpuId == 0 || !FullSystem) {
+ tc->activate();
+ } else {
+ // This is an application processor (AP). It should be initialized to
+ // look like only the BIOS POST has run on it and put then put it into
+ // a halted state.
+ tc->suspend();
}
+}
- tc->setMiscReg(MISCREG_TSC, 0);
- tc->setMiscReg(MISCREG_TSC_AUX, 0);
+void
+copyMiscRegs(ThreadContext *src, ThreadContext *dest)
+{
+ // This function assumes no side effects other than TLB invalidation
+ // need to be considered while copying state. That will likely not be
+ // true in the future.
+ for (int i = 0; i < NUM_MISCREGS; ++i) {
+ if (!isValidMiscReg(i))
+ continue;
- for (int i = 0; i < 4; i++) {
- tc->setMiscReg(MISCREG_PERF_EVT_SEL(i), 0);
- tc->setMiscReg(MISCREG_PERF_EVT_CTR(i), 0);
+ dest->setMiscRegNoEffect(i, src->readMiscRegNoEffect(i));
}
- tc->setMiscReg(MISCREG_STAR, 0);
- tc->setMiscReg(MISCREG_LSTAR, 0);
- tc->setMiscReg(MISCREG_CSTAR, 0);
-
- tc->setMiscReg(MISCREG_SF_MASK, 0);
-
- tc->setMiscReg(MISCREG_KERNEL_GS_BASE, 0);
+ // The TSC has to be updated with side-effects if the CPUs in a
+ // CPU switch have different frequencies.
+ dest->setMiscReg(MISCREG_TSC, src->readMiscReg(MISCREG_TSC));
- tc->setMiscReg(MISCREG_SYSENTER_CS, 0);
- tc->setMiscReg(MISCREG_SYSENTER_ESP, 0);
- tc->setMiscReg(MISCREG_SYSENTER_EIP, 0);
-
- tc->setMiscReg(MISCREG_PAT, 0x0007040600070406ULL);
-
- tc->setMiscReg(MISCREG_SYSCFG, 0x20601);
-
- tc->setMiscReg(MISCREG_IORR_BASE0, 0);
- tc->setMiscReg(MISCREG_IORR_BASE1, 0);
+ dest->getITBPtr()->flushAll();
+ dest->getDTBPtr()->flushAll();
+}
- tc->setMiscReg(MISCREG_IORR_MASK0, 0);
- tc->setMiscReg(MISCREG_IORR_MASK1, 0);
+void
+copyRegs(ThreadContext *src, ThreadContext *dest)
+{
+ //copy int regs
+ for (int i = 0; i < NumIntRegs; ++i)
+ dest->setIntRegFlat(i, src->readIntRegFlat(i));
+ //copy float regs
+ for (int i = 0; i < NumFloatRegs; ++i)
+ dest->setFloatRegFlat(i, src->readFloatRegFlat(i));
+ //copy condition-code regs
+ for (int i = 0; i < NumCCRegs; ++i)
+ dest->setCCRegFlat(i, src->readCCRegFlat(i));
+ copyMiscRegs(src, dest);
+ dest->pcState(src->pcState());
+}
- tc->setMiscReg(MISCREG_TOP_MEM, 0x4000000);
- tc->setMiscReg(MISCREG_TOP_MEM2, 0x0);
+void
+skipFunction(ThreadContext *tc)
+{
+ panic("Not implemented for x86\n");
+}
- tc->setMiscReg(MISCREG_DEBUG_CTL_MSR, 0);
- tc->setMiscReg(MISCREG_LAST_BRANCH_FROM_IP, 0);
- tc->setMiscReg(MISCREG_LAST_BRANCH_TO_IP, 0);
- tc->setMiscReg(MISCREG_LAST_EXCEPTION_FROM_IP, 0);
- tc->setMiscReg(MISCREG_LAST_EXCEPTION_TO_IP, 0);
+uint64_t
+getRFlags(ThreadContext *tc)
+{
+ const uint64_t ncc_flags(tc->readMiscRegNoEffect(MISCREG_RFLAGS));
+ const uint64_t cc_flags(tc->readCCReg(X86ISA::CCREG_ZAPS));
+ const uint64_t cfof_bits(tc->readCCReg(X86ISA::CCREG_CFOF));
+ const uint64_t df_bit(tc->readCCReg(X86ISA::CCREG_DF));
+ // ecf (PSEUDO(3)) & ezf (PSEUDO(4)) are only visible to
+ // microcode, so we can safely ignore them.
+
+ // Reconstruct the real rflags state, mask out internal flags, and
+ // make sure reserved bits have the expected values.
+ return ((ncc_flags | cc_flags | cfof_bits | df_bit) & 0x3F7FD5)
+ | 0x2;
+}
- // Invalidate the caches (this should already be done for us)
+void
+setRFlags(ThreadContext *tc, uint64_t val)
+{
+ tc->setCCReg(X86ISA::CCREG_ZAPS, val & ccFlagMask);
+ tc->setCCReg(X86ISA::CCREG_CFOF, val & cfofMask);
+ tc->setCCReg(X86ISA::CCREG_DF, val & DFBit);
- LocalApicBase lApicBase = 0;
- lApicBase.base = 0xFEE00000 >> 12;
- lApicBase.enable = 1;
- lApicBase.bsp = (cpuId == 0);
- tc->setMiscReg(MISCREG_APIC_BASE, lApicBase);
+ // Internal microcode registers (ECF & EZF)
+ tc->setCCReg(X86ISA::CCREG_ECF, 0);
+ tc->setCCReg(X86ISA::CCREG_EZF, 0);
- Interrupts * interrupts = dynamic_cast<Interrupts *>(
- tc->getCpuPtr()->getInterruptController());
- assert(interrupts);
+ // Update the RFLAGS misc reg with whatever didn't go into the
+ // magic registers.
+ tc->setMiscReg(MISCREG_RFLAGS, val & ~(ccFlagMask | cfofMask | DFBit));
+}
- interrupts->setRegNoEffect(APIC_ID, cpuId << 24);
+uint8_t
+convX87TagsToXTags(uint16_t ftw)
+{
+ uint8_t ftwx(0);
+ for (int i = 0; i < 8; ++i) {
+ // Extract the tag for the current element on the FP stack
+ const unsigned tag((ftw >> (2 * i)) & 0x3);
+
+ /*
+ * Check the type of the current FP element. Valid values are:
+ * 0 == Valid
+ * 1 == Zero
+ * 2 == Special (Nan, unsupported, infinity, denormal)
+ * 3 == Empty
+ */
+ // The xsave version of the tag word only keeps track of
+ // whether the element is empty or not. Set the corresponding
+ // bit in the ftwx if it's not empty,
+ if (tag != 0x3)
+ ftwx |= 1 << i;
+ }
- interrupts->setRegNoEffect(APIC_VERSION, (5 << 16) | 0x14);
-
- interrupts->setClock(tc->getCpuPtr()->ticks(16));
+ return ftwx;
+}
- // TODO Set the SMRAM base address (SMBASE) to 0x00030000
+uint16_t
+convX87XTagsToTags(uint8_t ftwx)
+{
+ uint16_t ftw(0);
+ for (int i = 0; i < 8; ++i) {
+ const unsigned xtag(((ftwx >> i) & 0x1));
+
+ // The xtag for an x87 stack position is 0 for empty stack positions.
+ if (!xtag) {
+ // Set the tag word to 3 (empty) for the current element.
+ ftw |= 0x3 << (2 * i);
+ } else {
+ // TODO: We currently assume that non-empty elements are
+ // valid (0x0), but we should ideally reconstruct the full
+ // state (valid/zero/special).
+ }
+ }
- tc->setMiscReg(MISCREG_VM_CR, 0);
- tc->setMiscReg(MISCREG_IGNNE, 0);
- tc->setMiscReg(MISCREG_SMM_CTL, 0);
- tc->setMiscReg(MISCREG_VM_HSAVE_PA, 0);
+ return ftw;
}
-#endif
-
-void startupCPU(ThreadContext *tc, int cpuId)
+uint16_t
+genX87Tags(uint16_t ftw, uint8_t top, int8_t spm)
{
-#if FULL_SYSTEM
- if (cpuId == 0) {
- tc->activate(0);
- } else {
- // This is an application processor (AP). It should be initialized to
- // look like only the BIOS POST has run on it and put then put it into
- // a halted state.
- tc->suspend(0);
+ const uint8_t new_top((top + spm + 8) % 8);
+
+ if (spm > 0) {
+ // Removing elements from the stack. Flag the elements as empty.
+ for (int i = top; i != new_top; i = (i + 1 + 8) % 8)
+ ftw |= 0x3 << (2 * i);
+ } else if (spm < 0) {
+ // Adding elements to the stack. Flag the new elements as
+ // valid. We should ideally decode them and "do the right
+ // thing".
+ for (int i = new_top; i != top; i = (i + 1 + 8) % 8)
+ ftw &= ~(0x3 << (2 * i));
}
-#else
- tc->activate(0);
-#endif
+
+ return ftw;
}
-void
-copyMiscRegs(ThreadContext *src, ThreadContext *dest)
+double
+loadFloat80(const void *_mem)
{
- warn("copyMiscRegs is naively implemented for x86\n");
- for (int i = 0; i < NUM_MISCREGS; ++i) {
- if ( ( i != MISCREG_CR1 &&
- !(i > MISCREG_CR4 && i < MISCREG_CR8) &&
- !(i > MISCREG_CR8 && i <= MISCREG_CR15) ) == false) {
- continue;
- }
- dest->setMiscRegNoEffect(i, src->readMiscRegNoEffect(i));
- }
+ fp80_t fp80;
+ memcpy(fp80.bits, _mem, 10);
+
+ return fp80_cvtd(fp80);
}
void
-copyRegs(ThreadContext *src, ThreadContext *dest)
+storeFloat80(void *_mem, double value)
{
- panic("copyRegs not implemented for x86!\n");
- //copy int regs
- //copy float regs
- copyMiscRegs(src, dest);
-
- dest->setPC(src->readPC());
- dest->setNextPC(src->readNextPC());
+ fp80_t fp80 = fp80_cvfd(value);
+ memcpy(_mem, fp80.bits, 10);
}
-} //namespace X86_ISA
+} // namespace X86_ISA
projects / gem5.git / blobdiff