---------- Begin Simulation Statistics ----------
-host_inst_rate 299092 # Simulator instruction rate (inst/s)
-host_mem_usage 240504 # Number of bytes of host memory used
-host_seconds 1890.90 # Real time elapsed on the host
-host_tick_rate 86086026 # Simulator tick rate (ticks/s)
+sim_seconds 0.144450 # Number of seconds simulated
+sim_ticks 144450185500 # Number of ticks simulated
+final_tick 144450185500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
+host_inst_rate 205040 # Simulator instruction rate (inst/s)
+host_tick_rate 52370107 # Simulator tick rate (ticks/s)
+host_mem_usage 208620 # Number of bytes of host memory used
+host_seconds 2758.26 # Real time elapsed on the host
sim_insts 565552443 # Number of instructions simulated
-sim_seconds 0.162780 # Number of seconds simulated
-sim_ticks 162779779500 # Number of ticks simulated
-system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.BPredUnit.BTBHits 63926991 # Number of BTB hits
-system.cpu.BPredUnit.BTBLookups 71320793 # Number of BTB lookups
-system.cpu.BPredUnit.RASInCorrect 193 # Number of incorrect RAS predictions.
-system.cpu.BPredUnit.condIncorrect 4120736 # Number of conditional branches incorrect
-system.cpu.BPredUnit.condPredicted 70355271 # Number of conditional branches predicted
-system.cpu.BPredUnit.lookups 76295210 # Number of BP lookups
-system.cpu.BPredUnit.usedRAS 1675650 # Number of times the RAS was used to get a target.
-system.cpu.commit.COM:branches 62547159 # Number of branches committed
-system.cpu.commit.COM:bw_lim_events 19927815 # number cycles where commit BW limit reached
-system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.commit.COM:committed_per_cycle::samples 315794082 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::mean 1.905853 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::stdev 2.338192 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::0 102454006 32.44% 32.44% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::1 100543040 31.84% 64.28% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::2 36844526 11.67% 75.95% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::3 9307171 2.95% 78.90% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::4 10247874 3.25% 82.14% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::5 21736977 6.88% 89.02% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::6 12524254 3.97% 92.99% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::7 2208419 0.70% 93.69% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::8 19927815 6.31% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::total 315794082 # Number of insts commited each cycle
-system.cpu.commit.COM:count 601856963 # Number of instructions committed
-system.cpu.commit.COM:loads 114514042 # Number of loads committed
-system.cpu.commit.COM:membars 0 # Number of memory barriers committed
-system.cpu.commit.COM:refs 153965363 # Number of memory references committed
-system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
-system.cpu.commit.branchMispredicts 4119890 # The number of times a branch was mispredicted
-system.cpu.commit.commitCommittedInsts 601856963 # The number of committed instructions
-system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.commitSquashedInsts 60520337 # The number of squashed insts skipped by commit
-system.cpu.committedInsts 565552443 # Number of Instructions Simulated
-system.cpu.committedInsts_total 565552443 # Number of Instructions Simulated
-system.cpu.cpi 0.575649 # CPI: Cycles Per Instruction
-system.cpu.cpi_total 0.575649 # CPI: Total CPI of All Threads
-system.cpu.dcache.LoadLockedReq_accesses 3 # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_hits 3 # number of LoadLockedReq hits
-system.cpu.dcache.ReadReq_accesses 112312480 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_avg_miss_latency 15160.742892 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7367.811163 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_hits 111525313 # number of ReadReq hits
-system.cpu.dcache.ReadReq_miss_latency 11934036500 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_rate 0.007009 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_misses 787167 # number of ReadReq misses
-system.cpu.dcache.ReadReq_mshr_hits 569138 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_miss_latency 1606396500 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate 0.001941 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_misses 218029 # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_accesses 39451321 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_avg_miss_latency 14279.189894 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency 11300.460826 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_hits 38165820 # number of WriteReq hits
-system.cpu.dcache.WriteReq_miss_latency 18355912888 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_rate 0.032584 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_misses 1285501 # number of WriteReq misses
-system.cpu.dcache.WriteReq_mshr_hits 1028584 # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_miss_latency 2903280494 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_rate 0.006512 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_misses 256917 # number of WriteReq MSHR misses
-system.cpu.dcache.avg_blocked_cycles::no_mshrs 7297.150943 # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets 20363.636364 # average number of cycles each access was blocked
-system.cpu.dcache.avg_refs 315.175064 # Average number of references to valid blocks.
-system.cpu.dcache.blocked::no_mshrs 106 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets 11 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_mshrs 773498 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 224000 # number of cycles access was blocked
-system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.demand_accesses 151763801 # number of demand (read+write) accesses
-system.cpu.dcache.demand_avg_miss_latency 14613.989982 # average overall miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency 9495.136277 # average overall mshr miss latency
-system.cpu.dcache.demand_hits 149691133 # number of demand (read+write) hits
-system.cpu.dcache.demand_miss_latency 30289949388 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_rate 0.013657 # miss rate for demand accesses
-system.cpu.dcache.demand_misses 2072668 # number of demand (read+write) misses
-system.cpu.dcache.demand_mshr_hits 1597722 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_miss_latency 4509676994 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_rate 0.003130 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_misses 474946 # number of demand (read+write) MSHR misses
-system.cpu.dcache.fast_writes 0 # number of fast writes performed
-system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
-system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.occ_%::0 0.999550 # Average percentage of cache occupancy
-system.cpu.dcache.occ_blocks::0 4094.156298 # Average occupied blocks per context
-system.cpu.dcache.overall_accesses 151763801 # number of overall (read+write) accesses
-system.cpu.dcache.overall_avg_miss_latency 14613.989982 # average overall miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency 9495.136277 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu.dcache.overall_hits 149691133 # number of overall hits
-system.cpu.dcache.overall_miss_latency 30289949388 # number of overall miss cycles
-system.cpu.dcache.overall_miss_rate 0.013657 # miss rate for overall accesses
-system.cpu.dcache.overall_misses 2072668 # number of overall misses
-system.cpu.dcache.overall_mshr_hits 1597722 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_miss_latency 4509676994 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_rate 0.003130 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_misses 474946 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
-system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.cpu.dcache.replacements 470850 # number of replacements
-system.cpu.dcache.sampled_refs 474946 # Sample count of references to valid blocks.
-system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.dcache.tagsinuse 4094.156298 # Cycle average of tags in use
-system.cpu.dcache.total_refs 149691136 # Total number of references to valid blocks.
-system.cpu.dcache.warmup_cycle 126698000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.writebacks 423042 # number of writebacks
-system.cpu.decode.DECODE:BlockedCycles 45000094 # Number of cycles decode is blocked
-system.cpu.decode.DECODE:BranchMispred 877 # Number of times decode detected a branch misprediction
-system.cpu.decode.DECODE:BranchResolved 4176202 # Number of times decode resolved a branch
-system.cpu.decode.DECODE:DecodedInsts 688674202 # Number of instructions handled by decode
-system.cpu.decode.DECODE:IdleCycles 142513181 # Number of cycles decode is idle
-system.cpu.decode.DECODE:RunCycles 122905016 # Number of cycles decode is running
-system.cpu.decode.DECODE:SquashCycles 9698747 # Number of cycles decode is squashing
-system.cpu.decode.DECODE:SquashedInsts 3338 # Number of squashed instructions handled by decode
-system.cpu.decode.DECODE:UnblockCycles 5375791 # Number of cycles decode is unblocking
-system.cpu.dtb.data_accesses 163053496 # DTB accesses
-system.cpu.dtb.data_acv 0 # DTB access violations
-system.cpu.dtb.data_hits 163001268 # DTB hits
-system.cpu.dtb.data_misses 52228 # DTB misses
-system.cpu.dtb.fetch_accesses 0 # ITB accesses
-system.cpu.dtb.fetch_acv 0 # ITB acv
+system.physmem.bytes_read 5936768 # Number of bytes read from this memory
+system.physmem.bytes_inst_read 60416 # Number of instructions bytes read from this memory
+system.physmem.bytes_written 3797120 # Number of bytes written to this memory
+system.physmem.num_reads 92762 # Number of read requests responded to by this memory
+system.physmem.num_writes 59330 # Number of write requests responded to by this memory
+system.physmem.num_other 0 # Number of other requests responded to by this memory
+system.physmem.bw_read 41099068 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read 418248 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write 26286709 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total 67385777 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
-system.cpu.dtb.read_accesses 122206073 # DTB read accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.read_hits 125584378 # DTB read hits
+system.cpu.dtb.read_misses 26780 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
-system.cpu.dtb.read_hits 122181392 # DTB read hits
-system.cpu.dtb.read_misses 24681 # DTB read misses
-system.cpu.dtb.write_accesses 40847423 # DTB write accesses
+system.cpu.dtb.read_accesses 125611158 # DTB read accesses
+system.cpu.dtb.write_hits 41433696 # DTB write hits
+system.cpu.dtb.write_misses 32002 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
-system.cpu.dtb.write_hits 40819876 # DTB write hits
-system.cpu.dtb.write_misses 27547 # DTB write misses
-system.cpu.fetch.Branches 76295210 # Number of branches that fetch encountered
-system.cpu.fetch.CacheLines 65560315 # Number of cache lines fetched
-system.cpu.fetch.Cycles 195638983 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.IcacheSquashes 1304986 # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.Insts 697895611 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 4169829 # Number of cycles fetch has spent squashing
-system.cpu.fetch.branchRate 0.234351 # Number of branch fetches per cycle
-system.cpu.fetch.icacheStallCycles 65560315 # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.predictedBranches 65602641 # Number of branches that fetch has predicted taken
-system.cpu.fetch.rate 2.143680 # Number of inst fetches per cycle
-system.cpu.fetch.rateDist::samples 325492829 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean 2.144120 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev 3.095910 # Number of instructions fetched each cycle (Total)
+system.cpu.dtb.write_accesses 41465698 # DTB write accesses
+system.cpu.dtb.data_hits 167018074 # DTB hits
+system.cpu.dtb.data_misses 58782 # DTB misses
+system.cpu.dtb.data_acv 0 # DTB access violations
+system.cpu.dtb.data_accesses 167076856 # DTB accesses
+system.cpu.itb.fetch_hits 70952399 # ITB hits
+system.cpu.itb.fetch_misses 40 # ITB misses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_accesses 70952439 # ITB accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.workload.num_syscalls 17 # Number of system calls
+system.cpu.numCycles 288900372 # number of cpu cycles simulated
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.BPredUnit.lookups 81329377 # Number of BP lookups
+system.cpu.BPredUnit.condPredicted 74804974 # Number of conditional branches predicted
+system.cpu.BPredUnit.condIncorrect 4133006 # Number of conditional branches incorrect
+system.cpu.BPredUnit.BTBLookups 77032590 # Number of BTB lookups
+system.cpu.BPredUnit.BTBHits 69317648 # Number of BTB hits
+system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.usedRAS 1953991 # Number of times the RAS was used to get a target.
+system.cpu.BPredUnit.RASInCorrect 213 # Number of incorrect RAS predictions.
+system.cpu.fetch.icacheStallCycles 73654881 # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.Insts 736311086 # Number of instructions fetch has processed
+system.cpu.fetch.Branches 81329377 # Number of branches that fetch encountered
+system.cpu.fetch.predictedBranches 71271639 # Number of branches that fetch has predicted taken
+system.cpu.fetch.Cycles 138478958 # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.SquashCycles 16551941 # Number of cycles fetch has spent squashing
+system.cpu.fetch.BlockedCycles 64286783 # Number of cycles fetch has spent blocked
+system.cpu.fetch.MiscStallCycles 31 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.PendingTrapStallCycles 957 # Number of stall cycles due to pending traps
+system.cpu.fetch.CacheLines 70952399 # Number of cache lines fetched
+system.cpu.fetch.IcacheSquashes 1183706 # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.rateDist::samples 288831482 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean 2.549276 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev 3.199825 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0 195414198 60.04% 60.04% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1 10425646 3.20% 63.24% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2 15856104 4.87% 68.11% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3 13952359 4.29% 72.40% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4 12095872 3.72% 76.11% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5 13761061 4.23% 80.34% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6 5876732 1.81% 82.15% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7 3435361 1.06% 83.20% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8 54675496 16.80% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0 150352524 52.06% 52.06% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1 11670569 4.04% 56.10% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2 15804098 5.47% 61.57% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3 15798949 5.47% 67.04% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4 13114109 4.54% 71.58% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5 15608541 5.40% 76.98% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6 6620136 2.29% 79.27% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7 3484931 1.21% 80.48% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8 56377625 19.52% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total 325492829 # Number of instructions fetched each cycle (Total)
-system.cpu.icache.ReadReq_accesses 65560315 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_avg_miss_latency 36252.118644 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency 35514.835165 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_hits 65559135 # number of ReadReq hits
-system.cpu.icache.ReadReq_miss_latency 42777500 # number of ReadReq miss cycles
+system.cpu.fetch.rateDist::total 288831482 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.branchRate 0.281514 # Number of branch fetches per cycle
+system.cpu.fetch.rate 2.548668 # Number of inst fetches per cycle
+system.cpu.decode.IdleCycles 89767727 # Number of cycles decode is idle
+system.cpu.decode.BlockedCycles 50572891 # Number of cycles decode is blocked
+system.cpu.decode.RunCycles 125759213 # Number of cycles decode is running
+system.cpu.decode.UnblockCycles 10322601 # Number of cycles decode is unblocking
+system.cpu.decode.SquashCycles 12409050 # Number of cycles decode is squashing
+system.cpu.decode.BranchResolved 4445174 # Number of times decode resolved a branch
+system.cpu.decode.BranchMispred 884 # Number of times decode detected a branch misprediction
+system.cpu.decode.DecodedInsts 724769065 # Number of instructions handled by decode
+system.cpu.decode.SquashedInsts 3300 # Number of squashed instructions handled by decode
+system.cpu.rename.SquashCycles 12409050 # Number of cycles rename is squashing
+system.cpu.rename.IdleCycles 98007088 # Number of cycles rename is idle
+system.cpu.rename.BlockCycles 12678191 # Number of cycles rename is blocking
+system.cpu.rename.serializeStallCycles 619 # count of cycles rename stalled for serializing inst
+system.cpu.rename.RunCycles 122576240 # Number of cycles rename is running
+system.cpu.rename.UnblockCycles 43160294 # Number of cycles rename is unblocking
+system.cpu.rename.RenamedInsts 711155131 # Number of instructions processed by rename
+system.cpu.rename.ROBFullEvents 265 # Number of times rename has blocked due to ROB full
+system.cpu.rename.IQFullEvents 33840558 # Number of times rename has blocked due to IQ full
+system.cpu.rename.LSQFullEvents 3866582 # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RenamedOperands 542435988 # Number of destination operands rename has renamed
+system.cpu.rename.RenameLookups 934956599 # Number of register rename lookups that rename has made
+system.cpu.rename.int_rename_lookups 934954553 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 2046 # Number of floating rename lookups
+system.cpu.rename.CommittedMaps 463854889 # Number of HB maps that are committed
+system.cpu.rename.UndoneMaps 78581099 # Number of HB maps that are undone due to squashing
+system.cpu.rename.serializingInsts 37 # count of serializing insts renamed
+system.cpu.rename.tempSerializingInsts 37 # count of temporary serializing insts renamed
+system.cpu.rename.skidInsts 84659517 # count of insts added to the skid buffer
+system.cpu.memDep0.insertedLoads 130961315 # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores 43800509 # Number of stores inserted to the mem dependence unit.
+system.cpu.memDep0.conflictingLoads 14632120 # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores 10811841 # Number of conflicting stores.
+system.cpu.iq.iqInstsAdded 641773186 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqNonSpecInstsAdded 30 # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqInstsIssued 620620587 # Number of instructions issued
+system.cpu.iq.iqSquashedInstsIssued 312645 # Number of squashed instructions issued
+system.cpu.iq.iqSquashedInstsExamined 75146534 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedOperandsExamined 39896926 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.iqSquashedNonSpecRemoved 13 # Number of squashed non-spec instructions that were removed
+system.cpu.iq.issued_per_cycle::samples 288831482 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 2.148729 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 1.863512 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 69246295 23.97% 23.97% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 56834943 19.68% 43.65% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 56336980 19.51% 63.16% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 34937865 12.10% 75.25% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 31450731 10.89% 86.14% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::5 24967668 8.64% 94.79% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::6 10438059 3.61% 98.40% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::7 3923057 1.36% 99.76% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::8 695884 0.24% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 288831482 # Number of insts issued each cycle
+system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 3711133 78.36% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 47 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 78.36% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 592679 12.51% 90.88% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 432117 9.12% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 450541493 72.60% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::IntMult 7929 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::IntDiv 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatAdd 32 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCmp 6 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCvt 5 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMult 5 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMult 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShift 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 72.60% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 127924018 20.61% 93.21% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 42147099 6.79% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::total 620620587 # Type of FU issued
+system.cpu.iq.rate 2.148217 # Inst issue rate
+system.cpu.iq.fu_busy_cnt 4735976 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.007631 # FU busy rate (busy events/executed inst)
+system.cpu.iq.int_inst_queue_reads 1535117897 # Number of integer instruction queue reads
+system.cpu.iq.int_inst_queue_writes 716922572 # Number of integer instruction queue writes
+system.cpu.iq.int_inst_queue_wakeup_accesses 608986825 # Number of integer instruction queue wakeup accesses
+system.cpu.iq.fp_inst_queue_reads 3380 # Number of floating instruction queue reads
+system.cpu.iq.fp_inst_queue_writes 1870 # Number of floating instruction queue writes
+system.cpu.iq.fp_inst_queue_wakeup_accesses 1597 # Number of floating instruction queue wakeup accesses
+system.cpu.iq.int_alu_accesses 625354857 # Number of integer alu accesses
+system.cpu.iq.fp_alu_accesses 1706 # Number of floating point alu accesses
+system.cpu.iew.lsq.thread0.forwLoads 11780563 # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread0.squashedLoads 16447273 # Number of loads squashed
+system.cpu.iew.lsq.thread0.ignoredResponses 150139 # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread0.memOrderViolation 4778 # Number of memory ordering violations
+system.cpu.iew.lsq.thread0.squashedStores 4349188 # Number of stores squashed
+system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread0.rescheduledLoads 5903 # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread0.cacheBlocked 50771 # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
+system.cpu.iew.iewSquashCycles 12409050 # Number of cycles IEW is squashing
+system.cpu.iew.iewBlockCycles 1537752 # Number of cycles IEW is blocking
+system.cpu.iew.iewUnblockCycles 101062 # Number of cycles IEW is unblocking
+system.cpu.iew.iewDispatchedInsts 686807741 # Number of instructions dispatched to IQ
+system.cpu.iew.iewDispSquashedInsts 2379158 # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispLoadInsts 130961315 # Number of dispatched load instructions
+system.cpu.iew.iewDispStoreInsts 43800509 # Number of dispatched store instructions
+system.cpu.iew.iewDispNonSpecInsts 30 # Number of dispatched non-speculative instructions
+system.cpu.iew.iewIQFullEvents 40948 # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewLSQFullEvents 13806 # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.memOrderViolationEvents 4778 # Number of memory order violations
+system.cpu.iew.predictedTakenIncorrect 4044271 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.predictedNotTakenIncorrect 603642 # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.branchMispredicts 4647913 # Number of branch mispredicts detected at execute
+system.cpu.iew.iewExecutedInsts 613128186 # Number of executed instructions
+system.cpu.iew.iewExecLoadInsts 125611295 # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts 7492401 # Number of squashed instructions skipped in execute
+system.cpu.iew.exec_swp 0 # number of swp insts executed
+system.cpu.iew.exec_nop 45034525 # number of nop insts executed
+system.cpu.iew.exec_refs 167096489 # number of memory reference insts executed
+system.cpu.iew.exec_branches 68658345 # Number of branches executed
+system.cpu.iew.exec_stores 41485194 # Number of stores executed
+system.cpu.iew.exec_rate 2.122282 # Inst execution rate
+system.cpu.iew.wb_sent 610318268 # cumulative count of insts sent to commit
+system.cpu.iew.wb_count 608988422 # cumulative count of insts written-back
+system.cpu.iew.wb_producers 420036286 # num instructions producing a value
+system.cpu.iew.wb_consumers 531421352 # num instructions consuming a value
+system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
+system.cpu.iew.wb_rate 2.107953 # insts written-back per cycle
+system.cpu.iew.wb_fanout 0.790402 # average fanout of values written-back
+system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.commit.commitCommittedInsts 601856963 # The number of committed instructions
+system.cpu.commit.commitSquashedInsts 84796787 # The number of squashed insts skipped by commit
+system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.branchMispredicts 4132184 # The number of times a branch was mispredicted
+system.cpu.commit.committed_per_cycle::samples 276422432 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 2.177309 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 2.603924 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 90291943 32.66% 32.66% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 75645741 27.37% 60.03% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 32420379 11.73% 71.76% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 8741969 3.16% 74.92% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 10320203 3.73% 78.66% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 19633028 7.10% 85.76% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 6964693 2.52% 88.28% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 5325361 1.93% 90.20% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 27079115 9.80% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 276422432 # Number of insts commited each cycle
+system.cpu.commit.count 601856963 # Number of instructions committed
+system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
+system.cpu.commit.refs 153965363 # Number of memory references committed
+system.cpu.commit.loads 114514042 # Number of loads committed
+system.cpu.commit.membars 0 # Number of memory barriers committed
+system.cpu.commit.branches 62547159 # Number of branches committed
+system.cpu.commit.fp_insts 1520 # Number of committed floating point instructions.
+system.cpu.commit.int_insts 563954763 # Number of committed integer instructions.
+system.cpu.commit.function_calls 1197610 # Number of function calls committed.
+system.cpu.commit.bw_lim_events 27079115 # number cycles where commit BW limit reached
+system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
+system.cpu.rob.rob_reads 935932678 # The number of ROB reads
+system.cpu.rob.rob_writes 1385724156 # The number of ROB writes
+system.cpu.timesIdled 2221 # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.idleCycles 68890 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.committedInsts 565552443 # Number of Instructions Simulated
+system.cpu.committedInsts_total 565552443 # Number of Instructions Simulated
+system.cpu.cpi 0.510829 # CPI: Cycles Per Instruction
+system.cpu.cpi_total 0.510829 # CPI: Total CPI of All Threads
+system.cpu.ipc 1.957604 # IPC: Instructions Per Cycle
+system.cpu.ipc_total 1.957604 # IPC: Total IPC of All Threads
+system.cpu.int_regfile_reads 863490102 # number of integer regfile reads
+system.cpu.int_regfile_writes 500818441 # number of integer regfile writes
+system.cpu.fp_regfile_reads 272 # number of floating regfile reads
+system.cpu.fp_regfile_writes 54 # number of floating regfile writes
+system.cpu.misc_regfile_reads 1 # number of misc regfile reads
+system.cpu.misc_regfile_writes 1 # number of misc regfile writes
+system.cpu.icache.replacements 36 # number of replacements
+system.cpu.icache.tagsinuse 801.236568 # Cycle average of tags in use
+system.cpu.icache.total_refs 70951127 # Total number of references to valid blocks.
+system.cpu.icache.sampled_refs 944 # Sample count of references to valid blocks.
+system.cpu.icache.avg_refs 75160.092161 # Average number of references to valid blocks.
+system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.occ_blocks::0 801.236568 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.391229 # Average percentage of cache occupancy
+system.cpu.icache.ReadReq_hits 70951127 # number of ReadReq hits
+system.cpu.icache.demand_hits 70951127 # number of demand (read+write) hits
+system.cpu.icache.overall_hits 70951127 # number of overall hits
+system.cpu.icache.ReadReq_misses 1272 # number of ReadReq misses
+system.cpu.icache.demand_misses 1272 # number of demand (read+write) misses
+system.cpu.icache.overall_misses 1272 # number of overall misses
+system.cpu.icache.ReadReq_miss_latency 45919500 # number of ReadReq miss cycles
+system.cpu.icache.demand_miss_latency 45919500 # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency 45919500 # number of overall miss cycles
+system.cpu.icache.ReadReq_accesses 70952399 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses 70952399 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses 70952399 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate 0.000018 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_misses 1180 # number of ReadReq misses
-system.cpu.icache.ReadReq_mshr_hits 270 # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_miss_latency 32318500 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate 0.000014 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_misses 910 # number of ReadReq MSHR misses
-system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
-system.cpu.icache.avg_refs 72043.005495 # Average number of references to valid blocks.
-system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.demand_miss_rate 0.000018 # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate 0.000018 # miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_miss_latency 36100.235849 # average ReadReq miss latency
+system.cpu.icache.demand_avg_miss_latency 36100.235849 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency 36100.235849 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.cache_copies 0 # number of cache copies performed
-system.cpu.icache.demand_accesses 65560315 # number of demand (read+write) accesses
-system.cpu.icache.demand_avg_miss_latency 36252.118644 # average overall miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency 35514.835165 # average overall mshr miss latency
-system.cpu.icache.demand_hits 65559135 # number of demand (read+write) hits
-system.cpu.icache.demand_miss_latency 42777500 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_rate 0.000018 # miss rate for demand accesses
-system.cpu.icache.demand_misses 1180 # number of demand (read+write) misses
-system.cpu.icache.demand_mshr_hits 270 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_miss_latency 32318500 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_rate 0.000014 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_misses 910 # number of demand (read+write) MSHR misses
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
-system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
-system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.occ_%::0 0.378389 # Average percentage of cache occupancy
-system.cpu.icache.occ_blocks::0 774.939822 # Average occupied blocks per context
-system.cpu.icache.overall_accesses 65560315 # number of overall (read+write) accesses
-system.cpu.icache.overall_avg_miss_latency 36252.118644 # average overall miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency 35514.835165 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu.icache.overall_hits 65559135 # number of overall hits
-system.cpu.icache.overall_miss_latency 42777500 # number of overall miss cycles
-system.cpu.icache.overall_miss_rate 0.000018 # miss rate for overall accesses
-system.cpu.icache.overall_misses 1180 # number of overall misses
-system.cpu.icache.overall_mshr_hits 270 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_miss_latency 32318500 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_rate 0.000014 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_misses 910 # number of overall MSHR misses
-system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.writebacks 0 # number of writebacks
+system.cpu.icache.ReadReq_mshr_hits 328 # number of ReadReq MSHR hits
+system.cpu.icache.demand_mshr_hits 328 # number of demand (read+write) MSHR hits
+system.cpu.icache.overall_mshr_hits 328 # number of overall MSHR hits
+system.cpu.icache.ReadReq_mshr_misses 944 # number of ReadReq MSHR misses
+system.cpu.icache.demand_mshr_misses 944 # number of demand (read+write) MSHR misses
+system.cpu.icache.overall_mshr_misses 944 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.cpu.icache.replacements 34 # number of replacements
-system.cpu.icache.sampled_refs 910 # Sample count of references to valid blocks.
+system.cpu.icache.ReadReq_mshr_miss_latency 33676000 # number of ReadReq MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency 33676000 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency 33676000 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.cpu.icache.ReadReq_mshr_miss_rate 0.000013 # mshr miss rate for ReadReq accesses
+system.cpu.icache.demand_mshr_miss_rate 0.000013 # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate 0.000013 # mshr miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 35673.728814 # average ReadReq mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 35673.728814 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 35673.728814 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
+system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.icache.tagsinuse 774.939822 # Cycle average of tags in use
-system.cpu.icache.total_refs 65559135 # Total number of references to valid blocks.
-system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.writebacks 0 # number of writebacks
-system.cpu.idleCycles 66731 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.iew.EXEC:branches 67424273 # Number of branches executed
-system.cpu.iew.EXEC:nop 43222760 # number of nop insts executed
-system.cpu.iew.EXEC:rate 1.839913 # Inst execution rate
-system.cpu.iew.EXEC:refs 163081324 # number of memory reference insts executed
-system.cpu.iew.EXEC:stores 40875188 # Number of stores executed
-system.cpu.iew.EXEC:swp 0 # number of swp insts executed
-system.cpu.iew.WB:consumers 487722865 # num instructions consuming a value
-system.cpu.iew.WB:count 595805949 # cumulative count of insts written-back
-system.cpu.iew.WB:fanout 0.811742 # average fanout of values written-back
-system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
-system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.iew.WB:producers 395904949 # num instructions producing a value
-system.cpu.iew.WB:rate 1.830098 # insts written-back per cycle
-system.cpu.iew.WB:sent 596918670 # cumulative count of insts sent to commit
-system.cpu.iew.branchMispredicts 4602797 # Number of branch mispredicts detected at execute
-system.cpu.iew.iewBlockCycles 1364972 # Number of cycles IEW is blocking
-system.cpu.iew.iewDispLoadInsts 126095826 # Number of dispatched load instructions
-system.cpu.iew.iewDispNonSpecInsts 25 # Number of dispatched non-speculative instructions
-system.cpu.iew.iewDispSquashedInsts 3115345 # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispStoreInsts 42628898 # Number of dispatched store instructions
-system.cpu.iew.iewDispatchedInsts 662516409 # Number of instructions dispatched to IQ
-system.cpu.iew.iewExecLoadInsts 122206136 # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts 6268247 # Number of squashed instructions skipped in execute
-system.cpu.iew.iewExecutedInsts 599001166 # Number of executed instructions
-system.cpu.iew.iewIQFullEvents 43958 # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
-system.cpu.iew.iewLSQFullEvents 13859 # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.iewSquashCycles 9698747 # Number of cycles IEW is squashing
-system.cpu.iew.iewUnblockCycles 63343 # Number of cycles IEW is unblocking
-system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread.0.cacheBlocked 729 # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.lsq.thread.0.forwLoads 9862373 # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread.0.ignoredResponses 10156 # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread.0.memOrderViolation 70243 # Number of memory ordering violations
-system.cpu.iew.lsq.thread.0.rescheduledLoads 5936 # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread.0.squashedLoads 11581784 # Number of loads squashed
-system.cpu.iew.lsq.thread.0.squashedStores 3177577 # Number of stores squashed
-system.cpu.iew.memOrderViolationEvents 70243 # Number of memory order violations
-system.cpu.iew.predictedNotTakenIncorrect 943658 # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.predictedTakenIncorrect 3659139 # Number of branches that were predicted taken incorrectly
-system.cpu.ipc 1.737170 # IPC: Instructions Per Cycle
-system.cpu.ipc_total 1.737170 # IPC: Total IPC of All Threads
-system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntAlu 439513912 72.61% 72.61% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntMult 6682 0.00% 72.62% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 72.62% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatAdd 35 0.00% 72.62% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCmp 6 0.00% 72.62% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCvt 5 0.00% 72.62% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatMult 5 0.00% 72.62% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 72.62% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 72.62% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemRead 124151932 20.51% 93.13% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemWrite 41596836 6.87% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::total 605269413 # Type of FU issued
-system.cpu.iq.ISSUE:fu_busy_cnt 7095490 # FU busy when requested
-system.cpu.iq.ISSUE:fu_busy_rate 0.011723 # FU busy rate (busy events/executed inst)
-system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntAlu 5209273 73.42% 73.42% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntMult 47 0.00% 73.42% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 73.42% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 73.42% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 73.42% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 73.42% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 73.42% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 73.42% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 73.42% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemRead 1541723 21.73% 95.15% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemWrite 344447 4.85% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:issued_per_cycle::samples 325492829 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::mean 1.859548 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.691188 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::0 87236535 26.80% 26.80% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::1 66508902 20.43% 47.23% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::2 78677146 24.17% 71.41% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::3 34244703 10.52% 81.93% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::4 30387182 9.34% 91.26% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::5 15745565 4.84% 96.10% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::6 11042338 3.39% 99.49% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::7 1062135 0.33% 99.82% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::8 588323 0.18% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::total 325492829 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:rate 1.859166 # Inst issue rate
-system.cpu.iq.iqInstsAdded 619293624 # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqInstsIssued 605269413 # Number of instructions issued
-system.cpu.iq.iqNonSpecInstsAdded 25 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqSquashedInstsExamined 52323110 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedInstsIssued 12647 # Number of squashed instructions issued
-system.cpu.iq.iqSquashedNonSpecRemoved 8 # Number of squashed non-spec instructions that were removed
-system.cpu.iq.iqSquashedOperandsExamined 28040159 # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.itb.data_accesses 0 # DTB accesses
-system.cpu.itb.data_acv 0 # DTB access violations
-system.cpu.itb.data_hits 0 # DTB hits
-system.cpu.itb.data_misses 0 # DTB misses
-system.cpu.itb.fetch_accesses 65560352 # ITB accesses
-system.cpu.itb.fetch_acv 0 # ITB acv
-system.cpu.itb.fetch_hits 65560315 # ITB hits
-system.cpu.itb.fetch_misses 37 # ITB misses
-system.cpu.itb.read_accesses 0 # DTB read accesses
-system.cpu.itb.read_acv 0 # DTB read access violations
-system.cpu.itb.read_hits 0 # DTB read hits
-system.cpu.itb.read_misses 0 # DTB read misses
-system.cpu.itb.write_accesses 0 # DTB write accesses
-system.cpu.itb.write_acv 0 # DTB write access violations
-system.cpu.itb.write_hits 0 # DTB write hits
-system.cpu.itb.write_misses 0 # DTB write misses
-system.cpu.l2cache.ReadExReq_accesses 256917 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_avg_miss_latency 34478.809098 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31357.738523 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_hits 197080 # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_miss_latency 2063108500 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_rate 0.232904 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_misses 59837 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency 1876353000 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.232904 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_misses 59837 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadReq_accesses 218939 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_avg_miss_latency 34396.642358 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31019.006381 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_hits 186029 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_miss_latency 1131993500 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_rate 0.150316 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_misses 32910 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_mshr_miss_latency 1020835500 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_rate 0.150316 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_misses 32910 # number of ReadReq MSHR misses
-system.cpu.l2cache.Writeback_accesses 423042 # number of Writeback accesses(hits+misses)
-system.cpu.l2cache.Writeback_hits 423042 # number of Writeback hits
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs 5257.142857 # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
-system.cpu.l2cache.avg_refs 5.281796 # Average number of references to valid blocks.
-system.cpu.l2cache.blocked::no_mshrs 70 # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_mshrs 368000 # number of cycles access was blocked
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.replacements 470690 # number of replacements
+system.cpu.dcache.tagsinuse 4093.940031 # Cycle average of tags in use
+system.cpu.dcache.total_refs 151212527 # Total number of references to valid blocks.
+system.cpu.dcache.sampled_refs 474786 # Sample count of references to valid blocks.
+system.cpu.dcache.avg_refs 318.485648 # Average number of references to valid blocks.
+system.cpu.dcache.warmup_cycle 126051000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.occ_blocks::0 4093.940031 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.999497 # Average percentage of cache occupancy
+system.cpu.dcache.ReadReq_hits 113064898 # number of ReadReq hits
+system.cpu.dcache.WriteReq_hits 38147626 # number of WriteReq hits
+system.cpu.dcache.LoadLockedReq_hits 3 # number of LoadLockedReq hits
+system.cpu.dcache.demand_hits 151212524 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits 151212524 # number of overall hits
+system.cpu.dcache.ReadReq_misses 732041 # number of ReadReq misses
+system.cpu.dcache.WriteReq_misses 1303695 # number of WriteReq misses
+system.cpu.dcache.demand_misses 2035736 # number of demand (read+write) misses
+system.cpu.dcache.overall_misses 2035736 # number of overall misses
+system.cpu.dcache.ReadReq_miss_latency 11783533000 # number of ReadReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency 19632740219 # number of WriteReq miss cycles
+system.cpu.dcache.demand_miss_latency 31416273219 # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency 31416273219 # number of overall miss cycles
+system.cpu.dcache.ReadReq_accesses 113796939 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses 39451321 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses 3 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.demand_accesses 153248260 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses 153248260 # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate 0.006433 # miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_miss_rate 0.033046 # miss rate for WriteReq accesses
+system.cpu.dcache.demand_miss_rate 0.013284 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate 0.013284 # miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_miss_latency 16096.821080 # average ReadReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency 15059.304683 # average WriteReq miss latency
+system.cpu.dcache.demand_avg_miss_latency 15432.390653 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency 15432.390653 # average overall miss latency
+system.cpu.dcache.blocked_cycles::no_mshrs 804496 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 236500 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_mshrs 116 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 11 # number of cycles access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs 6935.310345 # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets 21500 # average number of cycles each access was blocked
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.writebacks 423044 # number of writebacks
+system.cpu.dcache.ReadReq_mshr_hits 513277 # number of ReadReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits 1047673 # number of WriteReq MSHR hits
+system.cpu.dcache.demand_mshr_hits 1560950 # number of demand (read+write) MSHR hits
+system.cpu.dcache.overall_mshr_hits 1560950 # number of overall MSHR hits
+system.cpu.dcache.ReadReq_mshr_misses 218764 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses 256022 # number of WriteReq MSHR misses
+system.cpu.dcache.demand_mshr_misses 474786 # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses 474786 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
+system.cpu.dcache.ReadReq_mshr_miss_latency 1640072500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency 3027658494 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency 4667730994 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency 4667730994 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate 0.001922 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate 0.006490 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.demand_mshr_miss_rate 0.003098 # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate 0.003098 # mshr miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7496.994478 # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 11825.774715 # average WriteReq mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 9831.231321 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 9831.231321 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
+system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
+system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.replacements 74463 # number of replacements
+system.cpu.l2cache.tagsinuse 17661.712037 # Cycle average of tags in use
+system.cpu.l2cache.total_refs 478021 # Total number of references to valid blocks.
+system.cpu.l2cache.sampled_refs 90363 # Sample count of references to valid blocks.
+system.cpu.l2cache.avg_refs 5.290008 # Average number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.occ_blocks::0 1743.919943 # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1 15917.792095 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.053220 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.485772 # Average percentage of cache occupancy
+system.cpu.l2cache.ReadReq_hits 186750 # number of ReadReq hits
+system.cpu.l2cache.Writeback_hits 423044 # number of Writeback hits
+system.cpu.l2cache.ReadExReq_hits 196218 # number of ReadExReq hits
+system.cpu.l2cache.demand_hits 382968 # number of demand (read+write) hits
+system.cpu.l2cache.overall_hits 382968 # number of overall hits
+system.cpu.l2cache.ReadReq_misses 32958 # number of ReadReq misses
+system.cpu.l2cache.ReadExReq_misses 59804 # number of ReadExReq misses
+system.cpu.l2cache.demand_misses 92762 # number of demand (read+write) misses
+system.cpu.l2cache.overall_misses 92762 # number of overall misses
+system.cpu.l2cache.ReadReq_miss_latency 1133680000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency 2065878500 # number of ReadExReq miss cycles
+system.cpu.l2cache.demand_miss_latency 3199558500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.overall_miss_latency 3199558500 # number of overall miss cycles
+system.cpu.l2cache.ReadReq_accesses 219708 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses 423044 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses 256022 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.demand_accesses 475730 # number of demand (read+write) accesses
+system.cpu.l2cache.overall_accesses 475730 # number of overall (read+write) accesses
+system.cpu.l2cache.ReadReq_miss_rate 0.150008 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate 0.233589 # miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_miss_rate 0.194989 # miss rate for demand accesses
+system.cpu.l2cache.overall_miss_rate 0.194989 # miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_miss_latency 34397.718308 # average ReadReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34544.152565 # average ReadExReq miss latency
+system.cpu.l2cache.demand_avg_miss_latency 34492.125008 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency 34492.125008 # average overall miss latency
+system.cpu.l2cache.blocked_cycles::no_mshrs 370500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_mshrs 72 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs 5145.833333 # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
-system.cpu.l2cache.demand_accesses 475856 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_avg_miss_latency 34449.653358 # average overall miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency 31237.544072 # average overall mshr miss latency
-system.cpu.l2cache.demand_hits 383109 # number of demand (read+write) hits
-system.cpu.l2cache.demand_miss_latency 3195102000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_rate 0.194906 # miss rate for demand accesses
-system.cpu.l2cache.demand_misses 92747 # number of demand (read+write) misses
+system.cpu.l2cache.writebacks 59330 # number of writebacks
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_miss_latency 2897188500 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_rate 0.194906 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_misses 92747 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.fast_writes 0 # number of fast writes performed
-system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
-system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.occ_%::0 0.052860 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_%::1 0.487907 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_blocks::0 1732.123670 # Average occupied blocks per context
-system.cpu.l2cache.occ_blocks::1 15987.736166 # Average occupied blocks per context
-system.cpu.l2cache.overall_accesses 475856 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_avg_miss_latency 34449.653358 # average overall miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency 31237.544072 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu.l2cache.overall_hits 383109 # number of overall hits
-system.cpu.l2cache.overall_miss_latency 3195102000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_rate 0.194906 # miss rate for overall accesses
-system.cpu.l2cache.overall_misses 92747 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_miss_latency 2897188500 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_rate 0.194906 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_misses 92747 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.ReadReq_mshr_misses 32958 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses 59804 # number of ReadExReq MSHR misses
+system.cpu.l2cache.demand_mshr_misses 92762 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.overall_mshr_misses 92762 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.cpu.l2cache.replacements 74441 # number of replacements
-system.cpu.l2cache.sampled_refs 90342 # Sample count of references to valid blocks.
+system.cpu.l2cache.ReadReq_mshr_miss_latency 1022345000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency 1877543500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency 2899888500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency 2899888500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate 0.150008 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.233589 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_mshr_miss_rate 0.194989 # mshr miss rate for demand accesses
+system.cpu.l2cache.overall_mshr_miss_rate 0.194989 # mshr miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31019.631046 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31394.948498 # average ReadExReq mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31261.599577 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31261.599577 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
+system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.l2cache.tagsinuse 17719.859836 # Cycle average of tags in use
-system.cpu.l2cache.total_refs 477168 # Total number of references to valid blocks.
-system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.writebacks 59318 # number of writebacks
-system.cpu.memDep0.conflictingLoads 17165638 # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores 12779208 # Number of conflicting stores.
-system.cpu.memDep0.insertedLoads 126095826 # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores 42628898 # Number of stores inserted to the mem dependence unit.
-system.cpu.numCycles 325559560 # number of cpu cycles simulated
-system.cpu.rename.RENAME:BlockCycles 12578826 # Number of cycles rename is blocking
-system.cpu.rename.RENAME:CommittedMaps 463854889 # Number of HB maps that are committed
-system.cpu.rename.RENAME:IQFullEvents 31670463 # Number of times rename has blocked due to IQ full
-system.cpu.rename.RENAME:IdleCycles 149957875 # Number of cycles rename is idle
-system.cpu.rename.RENAME:LSQFullEvents 662477 # Number of times rename has blocked due to LSQ full
-system.cpu.rename.RENAME:ROBFullEvents 118 # Number of times rename has blocked due to ROB full
-system.cpu.rename.RENAME:RenameLookups 894828905 # Number of register rename lookups that rename has made
-system.cpu.rename.RENAME:RenamedInsts 679288968 # Number of instructions processed by rename
-system.cpu.rename.RENAME:RenamedOperands 518109497 # Number of destination operands rename has renamed
-system.cpu.rename.RENAME:RunCycles 115552585 # Number of cycles rename is running
-system.cpu.rename.RENAME:SquashCycles 9698747 # Number of cycles rename is squashing
-system.cpu.rename.RENAME:UnblockCycles 37704265 # Number of cycles rename is unblocking
-system.cpu.rename.RENAME:UndoneMaps 54254608 # Number of HB maps that are undone due to squashing
-system.cpu.rename.RENAME:serializeStallCycles 531 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RENAME:serializingInsts 30 # count of serializing insts renamed
-system.cpu.rename.RENAME:skidInsts 73685603 # count of insts added to the skid buffer
-system.cpu.rename.RENAME:tempSerializingInsts 29 # count of temporary serializing insts renamed
-system.cpu.timesIdled 2072 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.workload.PROG:num_syscalls 17 # Number of system calls
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
projects / gem5.git / blobdiff