---------- Begin Simulation Statistics ----------
-sim_seconds 0.361489 # Number of seconds simulated
-sim_ticks 361488530000 # Number of ticks simulated
-final_tick 361488530000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1171246 # Simulator instruction rate (inst/s)
-host_op_rate 1171295 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1736457304 # Simulator tick rate (ticks/s)
-host_mem_usage 354676 # Number of bytes of host memory used
-host_seconds 208.18 # Real time elapsed on the host
-sim_insts 243825150 # Number of instructions simulated
-sim_ops 243835265 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read::cpu.inst 56256 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 942336 # Number of bytes read from this memory
-system.physmem.bytes_read::total 998592 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 56256 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 56256 # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst 879 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 14724 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 15603 # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst 155623 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 2606821 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 2762444 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 155623 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 155623 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 155623 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 2606821 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 2762444 # Total bandwidth to/from this memory (bytes/s)
-system.cpu.workload.num_syscalls 443 # Number of system calls
-system.cpu.numCycles 722977060 # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.committedInsts 243825150 # Number of instructions committed
-system.cpu.committedOps 243835265 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 194726494 # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses 11630 # Number of float alu accesses
-system.cpu.num_func_calls 4252956 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 18619959 # number of instructions that are conditional controls
-system.cpu.num_int_insts 194726494 # number of integer instructions
-system.cpu.num_fp_insts 11630 # number of float instructions
-system.cpu.num_int_register_reads 456818988 # number of times the integer registers were read
-system.cpu.num_int_register_writes 215451553 # number of times the integer registers were written
-system.cpu.num_fp_register_reads 23256 # number of times the floating registers were read
-system.cpu.num_fp_register_writes 90 # number of times the floating registers were written
-system.cpu.num_mem_refs 105711441 # number of memory refs
-system.cpu.num_load_insts 82803521 # Number of load instructions
-system.cpu.num_store_insts 22907920 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 722977060 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.replacements 25 # number of replacements
-system.cpu.icache.tagsinuse 725.412977 # Cycle average of tags in use
-system.cpu.icache.total_refs 244420617 # Total number of references to valid blocks.
-system.cpu.icache.sampled_refs 882 # Sample count of references to valid blocks.
-system.cpu.icache.avg_refs 277120.880952 # Average number of references to valid blocks.
-system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.occ_blocks::cpu.inst 725.412977 # Average occupied blocks per requestor
-system.cpu.icache.occ_percent::cpu.inst 0.354206 # Average percentage of cache occupancy
-system.cpu.icache.occ_percent::total 0.354206 # Average percentage of cache occupancy
-system.cpu.icache.ReadReq_hits::cpu.inst 244420617 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 244420617 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 244420617 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 244420617 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 244420617 # number of overall hits
-system.cpu.icache.overall_hits::total 244420617 # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst 882 # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total 882 # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst 882 # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total 882 # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst 882 # number of overall misses
-system.cpu.icache.overall_misses::total 882 # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst 48384000 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total 48384000 # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst 48384000 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total 48384000 # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst 48384000 # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total 48384000 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 244421499 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 244421499 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 244421499 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 244421499 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 244421499 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 244421499 # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54857.142857 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 54857.142857 # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 54857.142857 # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 54857.142857 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 54857.142857 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 54857.142857 # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.icache.fast_writes 0 # number of fast writes performed
-system.cpu.icache.cache_copies 0 # number of cache copies performed
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst 882 # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total 882 # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst 882 # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total 882 # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst 882 # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total 882 # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 46620000 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total 46620000 # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst 46620000 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total 46620000 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst 46620000 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total 46620000 # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000004 # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total 0.000004 # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total 0.000004 # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52857.142857 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52857.142857 # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52857.142857 # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 52857.142857 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52857.142857 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 52857.142857 # average overall mshr miss latency
-system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.replacements 935475 # number of replacements
-system.cpu.dcache.tagsinuse 3562.469056 # Cycle average of tags in use
-system.cpu.dcache.total_refs 104186699 # Total number of references to valid blocks.
-system.cpu.dcache.sampled_refs 939571 # Sample count of references to valid blocks.
-system.cpu.dcache.avg_refs 110.887521 # Average number of references to valid blocks.
-system.cpu.dcache.warmup_cycle 134366265000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.occ_blocks::cpu.data 3562.469056 # Average occupied blocks per requestor
-system.cpu.dcache.occ_percent::cpu.data 0.869743 # Average percentage of cache occupancy
-system.cpu.dcache.occ_percent::total 0.869743 # Average percentage of cache occupancy
-system.cpu.dcache.ReadReq_hits::cpu.data 81327576 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 81327576 # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data 22855241 # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total 22855241 # number of WriteReq hits
-system.cpu.dcache.SwapReq_hits::cpu.data 3882 # number of SwapReq hits
-system.cpu.dcache.SwapReq_hits::total 3882 # number of SwapReq hits
-system.cpu.dcache.demand_hits::cpu.data 104182817 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 104182817 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 104182817 # number of overall hits
-system.cpu.dcache.overall_hits::total 104182817 # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data 892857 # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total 892857 # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data 46710 # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total 46710 # number of WriteReq misses
-system.cpu.dcache.SwapReq_misses::cpu.data 4 # number of SwapReq misses
-system.cpu.dcache.SwapReq_misses::total 4 # number of SwapReq misses
-system.cpu.dcache.demand_misses::cpu.data 939567 # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total 939567 # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data 939567 # number of overall misses
-system.cpu.dcache.overall_misses::total 939567 # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 11613735000 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 11613735000 # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 1219002000 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 1219002000 # number of WriteReq miss cycles
-system.cpu.dcache.SwapReq_miss_latency::cpu.data 94000 # number of SwapReq miss cycles
-system.cpu.dcache.SwapReq_miss_latency::total 94000 # number of SwapReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 12832737000 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 12832737000 # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 12832737000 # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 12832737000 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 82220433 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 82220433 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data 22901951 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total 22901951 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::cpu.data 3886 # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::total 3886 # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 105122384 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 105122384 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 105122384 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 105122384 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.010859 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.010859 # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002040 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total 0.002040 # miss rate for WriteReq accesses
-system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.001029 # miss rate for SwapReq accesses
-system.cpu.dcache.SwapReq_miss_rate::total 0.001029 # miss rate for SwapReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.008938 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.008938 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.008938 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.008938 # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13007.385281 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 13007.385281 # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26097.238279 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 26097.238279 # average WriteReq miss latency
-system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 23500 # average SwapReq miss latency
-system.cpu.dcache.SwapReq_avg_miss_latency::total 23500 # average SwapReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 13658.139334 # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 13658.139334 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 13658.139334 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 13658.139334 # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.dcache.fast_writes 0 # number of fast writes performed
-system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.writebacks::writebacks 935266 # number of writebacks
-system.cpu.dcache.writebacks::total 935266 # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data 892857 # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total 892857 # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data 46710 # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total 46710 # number of WriteReq MSHR misses
-system.cpu.dcache.SwapReq_mshr_misses::cpu.data 4 # number of SwapReq MSHR misses
-system.cpu.dcache.SwapReq_mshr_misses::total 4 # number of SwapReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data 939567 # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total 939567 # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data 939567 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total 939567 # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 9828021000 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 9828021000 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1125582000 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total 1125582000 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SwapReq_mshr_miss_latency::cpu.data 86000 # number of SwapReq MSHR miss cycles
-system.cpu.dcache.SwapReq_mshr_miss_latency::total 86000 # number of SwapReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10953603000 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 10953603000 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10953603000 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 10953603000 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.010859 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.010859 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002040 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002040 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.001029 # mshr miss rate for SwapReq accesses
-system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.001029 # mshr miss rate for SwapReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.008938 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.008938 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.008938 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.008938 # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11007.385281 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11007.385281 # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24097.238279 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24097.238279 # average WriteReq mshr miss latency
-system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 21500 # average SwapReq mshr miss latency
-system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 21500 # average SwapReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11658.139334 # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 11658.139334 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11658.139334 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 11658.139334 # average overall mshr miss latency
-system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.replacements 0 # number of replacements
-system.cpu.l2cache.tagsinuse 9730.625290 # Cycle average of tags in use
-system.cpu.l2cache.total_refs 1813121 # Total number of references to valid blocks.
-system.cpu.l2cache.sampled_refs 15586 # Sample count of references to valid blocks.
-system.cpu.l2cache.avg_refs 116.330104 # Average number of references to valid blocks.
-system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.occ_blocks::writebacks 8847.670241 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_blocks::cpu.inst 738.635592 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_blocks::cpu.data 144.319456 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_percent::writebacks 0.270009 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_percent::cpu.inst 0.022541 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_percent::cpu.data 0.004404 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_percent::total 0.296955 # Average percentage of cache occupancy
-system.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::cpu.data 892700 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::total 892703 # number of ReadReq hits
-system.cpu.l2cache.Writeback_hits::writebacks 935266 # number of Writeback hits
-system.cpu.l2cache.Writeback_hits::total 935266 # number of Writeback hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data 32147 # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total 32147 # number of ReadExReq hits
-system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data 924847 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total 924850 # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data 924847 # number of overall hits
-system.cpu.l2cache.overall_hits::total 924850 # number of overall hits
-system.cpu.l2cache.ReadReq_misses::cpu.inst 879 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::cpu.data 157 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::total 1036 # number of ReadReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data 14567 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total 14567 # number of ReadExReq misses
-system.cpu.l2cache.demand_misses::cpu.inst 879 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data 14724 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total 15603 # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst 879 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data 14724 # number of overall misses
-system.cpu.l2cache.overall_misses::total 15603 # number of overall misses
-system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 45708000 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::cpu.data 8164000 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::total 53872000 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 757484000 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total 757484000 # number of ReadExReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst 45708000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 765648000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 811356000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst 45708000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 765648000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 811356000 # number of overall miss cycles
-system.cpu.l2cache.ReadReq_accesses::cpu.inst 882 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::cpu.data 892857 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::total 893739 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.Writeback_accesses::writebacks 935266 # number of Writeback accesses(hits+misses)
-system.cpu.l2cache.Writeback_accesses::total 935266 # number of Writeback accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data 46714 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total 46714 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst 882 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data 939571 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total 940453 # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst 882 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data 939571 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total 940453 # number of overall (read+write) accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996599 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000176 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::total 0.001159 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.311834 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total 0.311834 # miss rate for ReadExReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996599 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data 0.015671 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total 0.016591 # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996599 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data 0.015671 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total 0.016591 # miss rate for overall accesses
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.l2cache.fast_writes 0 # number of fast writes performed
-system.cpu.l2cache.cache_copies 0 # number of cache copies performed
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 879 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 157 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::total 1036 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14567 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total 14567 # number of ReadExReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst 879 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data 14724 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total 15603 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst 879 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data 14724 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total 15603 # number of overall MSHR misses
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 35160000 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6280000 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::total 41440000 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 582680000 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 582680000 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 35160000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 588960000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 624120000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 35160000 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 588960000 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 624120000 # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996599 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000176 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001159 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.311834 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.311834 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996599 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015671 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total 0.016591 # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996599 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015671 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total 0.016591 # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
-system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+sim_seconds 0.361613
+sim_ticks 361613361500
+final_tick 361613361500
+sim_freq 1000000000000
+host_inst_rate 812212
+host_op_rate 812245
+host_tick_rate 1204578633
+host_mem_usage 395932
+host_seconds 300.20
+sim_insts 243825150
+sim_ops 243835265
+system.voltage_domain.voltage 1
+system.clk_domain.clock 1000
+system.physmem.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.physmem.bytes_read::cpu.inst 56256
+system.physmem.bytes_read::cpu.data 942336
+system.physmem.bytes_read::total 998592
+system.physmem.bytes_inst_read::cpu.inst 56256
+system.physmem.bytes_inst_read::total 56256
+system.physmem.num_reads::cpu.inst 879
+system.physmem.num_reads::cpu.data 14724
+system.physmem.num_reads::total 15603
+system.physmem.bw_read::cpu.inst 155569
+system.physmem.bw_read::cpu.data 2605921
+system.physmem.bw_read::total 2761491
+system.physmem.bw_inst_read::cpu.inst 155569
+system.physmem.bw_inst_read::total 155569
+system.physmem.bw_total::cpu.inst 155569
+system.physmem.bw_total::cpu.data 2605921
+system.physmem.bw_total::total 2761491
+system.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.cpu_clk_domain.clock 500
+system.cpu.workload.numSyscalls 443
+system.cpu.pwrStateResidencyTicks::ON 361613361500
+system.cpu.numCycles 723226723
+system.cpu.numWorkItemsStarted 0
+system.cpu.numWorkItemsCompleted 0
+system.cpu.committedInsts 243825150
+system.cpu.committedOps 243835265
+system.cpu.num_int_alu_accesses 194726494
+system.cpu.num_fp_alu_accesses 11630
+system.cpu.num_func_calls 4252956
+system.cpu.num_conditional_control_insts 18619959
+system.cpu.num_int_insts 194726494
+system.cpu.num_fp_insts 11630
+system.cpu.num_int_register_reads 456818988
+system.cpu.num_int_register_writes 215451553
+system.cpu.num_fp_register_reads 23256
+system.cpu.num_fp_register_writes 90
+system.cpu.num_mem_refs 105711441
+system.cpu.num_load_insts 82803521
+system.cpu.num_store_insts 22907920
+system.cpu.num_idle_cycles 0
+system.cpu.num_busy_cycles 723226723
+system.cpu.not_idle_fraction 1
+system.cpu.idle_fraction 0
+system.cpu.Branches 29302884
+system.cpu.op_class::No_OpClass 28877736 11.81% 11.81%
+system.cpu.op_class::IntAlu 109842388 44.94% 56.75%
+system.cpu.op_class::IntMult 0 0.00% 56.75%
+system.cpu.op_class::IntDiv 0 0.00% 56.75%
+system.cpu.op_class::FloatAdd 42 0.00% 56.75%
+system.cpu.op_class::FloatCmp 0 0.00% 56.75%
+system.cpu.op_class::FloatCvt 0 0.00% 56.75%
+system.cpu.op_class::FloatMult 0 0.00% 56.75%
+system.cpu.op_class::FloatMultAcc 0 0.00% 56.75%
+system.cpu.op_class::FloatDiv 0 0.00% 56.75%
+system.cpu.op_class::FloatMisc 0 0.00% 56.75%
+system.cpu.op_class::FloatSqrt 0 0.00% 56.75%
+system.cpu.op_class::SimdAdd 0 0.00% 56.75%
+system.cpu.op_class::SimdAddAcc 0 0.00% 56.75%
+system.cpu.op_class::SimdAlu 0 0.00% 56.75%
+system.cpu.op_class::SimdCmp 0 0.00% 56.75%
+system.cpu.op_class::SimdCvt 0 0.00% 56.75%
+system.cpu.op_class::SimdMisc 0 0.00% 56.75%
+system.cpu.op_class::SimdMult 0 0.00% 56.75%
+system.cpu.op_class::SimdMultAcc 0 0.00% 56.75%
+system.cpu.op_class::SimdShift 0 0.00% 56.75%
+system.cpu.op_class::SimdShiftAcc 0 0.00% 56.75%
+system.cpu.op_class::SimdSqrt 0 0.00% 56.75%
+system.cpu.op_class::SimdFloatAdd 0 0.00% 56.75%
+system.cpu.op_class::SimdFloatAlu 0 0.00% 56.75%
+system.cpu.op_class::SimdFloatCmp 0 0.00% 56.75%
+system.cpu.op_class::SimdFloatCvt 0 0.00% 56.75%
+system.cpu.op_class::SimdFloatDiv 0 0.00% 56.75%
+system.cpu.op_class::SimdFloatMisc 0 0.00% 56.75%
+system.cpu.op_class::SimdFloatMult 0 0.00% 56.75%
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 56.75%
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 56.75%
+system.cpu.op_class::MemRead 82803516 33.88% 90.63%
+system.cpu.op_class::MemWrite 22896343 9.37% 100.00%
+system.cpu.op_class::FloatMemRead 11 0.00% 100.00%
+system.cpu.op_class::FloatMemWrite 11577 0.00% 100.00%
+system.cpu.op_class::IprAccess 0 0.00% 100.00%
+system.cpu.op_class::InstPrefetch 0 0.00% 100.00%
+system.cpu.op_class::total 244431613
+system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.cpu.dcache.tags.replacements 935475
+system.cpu.dcache.tags.tagsinuse 3562.404243
+system.cpu.dcache.tags.total_refs 104186699
+system.cpu.dcache.tags.sampled_refs 939571
+system.cpu.dcache.tags.avg_refs 110.887521
+system.cpu.dcache.tags.warmup_cycle 134415942500
+system.cpu.dcache.tags.occ_blocks::cpu.data 3562.404243
+system.cpu.dcache.tags.occ_percent::cpu.data 0.869728
+system.cpu.dcache.tags.occ_percent::total 0.869728
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 107
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 1416
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 2526
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 47
+system.cpu.dcache.tags.occ_task_id_percent::1024 1
+system.cpu.dcache.tags.tag_accesses 211192111
+system.cpu.dcache.tags.data_accesses 211192111
+system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.cpu.dcache.ReadReq_hits::cpu.data 81327576
+system.cpu.dcache.ReadReq_hits::total 81327576
+system.cpu.dcache.WriteReq_hits::cpu.data 22855241
+system.cpu.dcache.WriteReq_hits::total 22855241
+system.cpu.dcache.SwapReq_hits::cpu.data 3882
+system.cpu.dcache.SwapReq_hits::total 3882
+system.cpu.dcache.demand_hits::cpu.data 104182817
+system.cpu.dcache.demand_hits::total 104182817
+system.cpu.dcache.overall_hits::cpu.data 104182817
+system.cpu.dcache.overall_hits::total 104182817
+system.cpu.dcache.ReadReq_misses::cpu.data 892857
+system.cpu.dcache.ReadReq_misses::total 892857
+system.cpu.dcache.WriteReq_misses::cpu.data 46710
+system.cpu.dcache.WriteReq_misses::total 46710
+system.cpu.dcache.SwapReq_misses::cpu.data 4
+system.cpu.dcache.SwapReq_misses::total 4
+system.cpu.dcache.demand_misses::cpu.data 939567
+system.cpu.dcache.demand_misses::total 939567
+system.cpu.dcache.overall_misses::cpu.data 939567
+system.cpu.dcache.overall_misses::total 939567
+system.cpu.dcache.ReadReq_miss_latency::cpu.data 11614992000
+system.cpu.dcache.ReadReq_miss_latency::total 11614992000
+system.cpu.dcache.WriteReq_miss_latency::cpu.data 1335530000
+system.cpu.dcache.WriteReq_miss_latency::total 1335530000
+system.cpu.dcache.SwapReq_miss_latency::cpu.data 102000
+system.cpu.dcache.SwapReq_miss_latency::total 102000
+system.cpu.dcache.demand_miss_latency::cpu.data 12950522000
+system.cpu.dcache.demand_miss_latency::total 12950522000
+system.cpu.dcache.overall_miss_latency::cpu.data 12950522000
+system.cpu.dcache.overall_miss_latency::total 12950522000
+system.cpu.dcache.ReadReq_accesses::cpu.data 82220433
+system.cpu.dcache.ReadReq_accesses::total 82220433
+system.cpu.dcache.WriteReq_accesses::cpu.data 22901951
+system.cpu.dcache.WriteReq_accesses::total 22901951
+system.cpu.dcache.SwapReq_accesses::cpu.data 3886
+system.cpu.dcache.SwapReq_accesses::total 3886
+system.cpu.dcache.demand_accesses::cpu.data 105122384
+system.cpu.dcache.demand_accesses::total 105122384
+system.cpu.dcache.overall_accesses::cpu.data 105122384
+system.cpu.dcache.overall_accesses::total 105122384
+system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.010859
+system.cpu.dcache.ReadReq_miss_rate::total 0.010859
+system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002040
+system.cpu.dcache.WriteReq_miss_rate::total 0.002040
+system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.001029
+system.cpu.dcache.SwapReq_miss_rate::total 0.001029
+system.cpu.dcache.demand_miss_rate::cpu.data 0.008938
+system.cpu.dcache.demand_miss_rate::total 0.008938
+system.cpu.dcache.overall_miss_rate::cpu.data 0.008938
+system.cpu.dcache.overall_miss_rate::total 0.008938
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13008.793121
+system.cpu.dcache.ReadReq_avg_miss_latency::total 13008.793121
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28591.950332
+system.cpu.dcache.WriteReq_avg_miss_latency::total 28591.950332
+system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 25500
+system.cpu.dcache.SwapReq_avg_miss_latency::total 25500
+system.cpu.dcache.demand_avg_miss_latency::cpu.data 13783.500272
+system.cpu.dcache.demand_avg_miss_latency::total 13783.500272
+system.cpu.dcache.overall_avg_miss_latency::cpu.data 13783.500272
+system.cpu.dcache.overall_avg_miss_latency::total 13783.500272
+system.cpu.dcache.blocked_cycles::no_mshrs 0
+system.cpu.dcache.blocked_cycles::no_targets 0
+system.cpu.dcache.blocked::no_mshrs 0
+system.cpu.dcache.blocked::no_targets 0
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan
+system.cpu.dcache.avg_blocked_cycles::no_targets nan
+system.cpu.dcache.writebacks::writebacks 935266
+system.cpu.dcache.writebacks::total 935266
+system.cpu.dcache.ReadReq_mshr_misses::cpu.data 892857
+system.cpu.dcache.ReadReq_mshr_misses::total 892857
+system.cpu.dcache.WriteReq_mshr_misses::cpu.data 46710
+system.cpu.dcache.WriteReq_mshr_misses::total 46710
+system.cpu.dcache.SwapReq_mshr_misses::cpu.data 4
+system.cpu.dcache.SwapReq_mshr_misses::total 4
+system.cpu.dcache.demand_mshr_misses::cpu.data 939567
+system.cpu.dcache.demand_mshr_misses::total 939567
+system.cpu.dcache.overall_mshr_misses::cpu.data 939567
+system.cpu.dcache.overall_mshr_misses::total 939567
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10722135000
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 10722135000
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1288820000
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 1288820000
+system.cpu.dcache.SwapReq_mshr_miss_latency::cpu.data 98000
+system.cpu.dcache.SwapReq_mshr_miss_latency::total 98000
+system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12010955000
+system.cpu.dcache.demand_mshr_miss_latency::total 12010955000
+system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12010955000
+system.cpu.dcache.overall_mshr_miss_latency::total 12010955000
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.010859
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.010859
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002040
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002040
+system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.001029
+system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.001029
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.008938
+system.cpu.dcache.demand_mshr_miss_rate::total 0.008938
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.008938
+system.cpu.dcache.overall_mshr_miss_rate::total 0.008938
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12008.793121
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12008.793121
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27591.950332
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27591.950332
+system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 24500
+system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 24500
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12783.500272
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 12783.500272
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12783.500272
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 12783.500272
+system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.cpu.icache.tags.replacements 25
+system.cpu.icache.tags.tagsinuse 725.403723
+system.cpu.icache.tags.total_refs 244420617
+system.cpu.icache.tags.sampled_refs 882
+system.cpu.icache.tags.avg_refs 277120.880952
+system.cpu.icache.tags.warmup_cycle 0
+system.cpu.icache.tags.occ_blocks::cpu.inst 725.403723
+system.cpu.icache.tags.occ_percent::cpu.inst 0.354201
+system.cpu.icache.tags.occ_percent::total 0.354201
+system.cpu.icache.tags.occ_task_id_blocks::1024 857
+system.cpu.icache.tags.age_task_id_blocks_1024::0 53
+system.cpu.icache.tags.age_task_id_blocks_1024::2 12
+system.cpu.icache.tags.age_task_id_blocks_1024::3 11
+system.cpu.icache.tags.age_task_id_blocks_1024::4 781
+system.cpu.icache.tags.occ_task_id_percent::1024 0.418457
+system.cpu.icache.tags.tag_accesses 488843880
+system.cpu.icache.tags.data_accesses 488843880
+system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.cpu.icache.ReadReq_hits::cpu.inst 244420617
+system.cpu.icache.ReadReq_hits::total 244420617
+system.cpu.icache.demand_hits::cpu.inst 244420617
+system.cpu.icache.demand_hits::total 244420617
+system.cpu.icache.overall_hits::cpu.inst 244420617
+system.cpu.icache.overall_hits::total 244420617
+system.cpu.icache.ReadReq_misses::cpu.inst 882
+system.cpu.icache.ReadReq_misses::total 882
+system.cpu.icache.demand_misses::cpu.inst 882
+system.cpu.icache.demand_misses::total 882
+system.cpu.icache.overall_misses::cpu.inst 882
+system.cpu.icache.overall_misses::total 882
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 55422500
+system.cpu.icache.ReadReq_miss_latency::total 55422500
+system.cpu.icache.demand_miss_latency::cpu.inst 55422500
+system.cpu.icache.demand_miss_latency::total 55422500
+system.cpu.icache.overall_miss_latency::cpu.inst 55422500
+system.cpu.icache.overall_miss_latency::total 55422500
+system.cpu.icache.ReadReq_accesses::cpu.inst 244421499
+system.cpu.icache.ReadReq_accesses::total 244421499
+system.cpu.icache.demand_accesses::cpu.inst 244421499
+system.cpu.icache.demand_accesses::total 244421499
+system.cpu.icache.overall_accesses::cpu.inst 244421499
+system.cpu.icache.overall_accesses::total 244421499
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004
+system.cpu.icache.ReadReq_miss_rate::total 0.000004
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000004
+system.cpu.icache.demand_miss_rate::total 0.000004
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000004
+system.cpu.icache.overall_miss_rate::total 0.000004
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62837.301587
+system.cpu.icache.ReadReq_avg_miss_latency::total 62837.301587
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 62837.301587
+system.cpu.icache.demand_avg_miss_latency::total 62837.301587
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 62837.301587
+system.cpu.icache.overall_avg_miss_latency::total 62837.301587
+system.cpu.icache.blocked_cycles::no_mshrs 0
+system.cpu.icache.blocked_cycles::no_targets 0
+system.cpu.icache.blocked::no_mshrs 0
+system.cpu.icache.blocked::no_targets 0
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan
+system.cpu.icache.avg_blocked_cycles::no_targets nan
+system.cpu.icache.writebacks::writebacks 25
+system.cpu.icache.writebacks::total 25
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 882
+system.cpu.icache.ReadReq_mshr_misses::total 882
+system.cpu.icache.demand_mshr_misses::cpu.inst 882
+system.cpu.icache.demand_mshr_misses::total 882
+system.cpu.icache.overall_mshr_misses::cpu.inst 882
+system.cpu.icache.overall_mshr_misses::total 882
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 54540500
+system.cpu.icache.ReadReq_mshr_miss_latency::total 54540500
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 54540500
+system.cpu.icache.demand_mshr_miss_latency::total 54540500
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 54540500
+system.cpu.icache.overall_mshr_miss_latency::total 54540500
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000004
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000004
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000004
+system.cpu.icache.demand_mshr_miss_rate::total 0.000004
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000004
+system.cpu.icache.overall_mshr_miss_rate::total 0.000004
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61837.301587
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61837.301587
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61837.301587
+system.cpu.icache.demand_avg_mshr_miss_latency::total 61837.301587
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61837.301587
+system.cpu.icache.overall_avg_mshr_miss_latency::total 61837.301587
+system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.cpu.l2cache.tags.replacements 0
+system.cpu.l2cache.tags.tagsinuse 10855.563013
+system.cpu.l2cache.tags.total_refs 1860349
+system.cpu.l2cache.tags.sampled_refs 15603
+system.cpu.l2cache.tags.avg_refs 119.230212
+system.cpu.l2cache.tags.warmup_cycle 0
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 738.626846
+system.cpu.l2cache.tags.occ_blocks::cpu.data 10116.936167
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.022541
+system.cpu.l2cache.tags.occ_percent::cpu.data 0.308744
+system.cpu.l2cache.tags.occ_percent::total 0.331285
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 15603
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 58
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 4
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 64
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15465
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.476166
+system.cpu.l2cache.tags.tag_accesses 15023219
+system.cpu.l2cache.tags.data_accesses 15023219
+system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.cpu.l2cache.WritebackDirty_hits::writebacks 935266
+system.cpu.l2cache.WritebackDirty_hits::total 935266
+system.cpu.l2cache.WritebackClean_hits::writebacks 25
+system.cpu.l2cache.WritebackClean_hits::total 25
+system.cpu.l2cache.ReadExReq_hits::cpu.data 32147
+system.cpu.l2cache.ReadExReq_hits::total 32147
+system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3
+system.cpu.l2cache.ReadCleanReq_hits::total 3
+system.cpu.l2cache.ReadSharedReq_hits::cpu.data 892700
+system.cpu.l2cache.ReadSharedReq_hits::total 892700
+system.cpu.l2cache.demand_hits::cpu.inst 3
+system.cpu.l2cache.demand_hits::cpu.data 924847
+system.cpu.l2cache.demand_hits::total 924850
+system.cpu.l2cache.overall_hits::cpu.inst 3
+system.cpu.l2cache.overall_hits::cpu.data 924847
+system.cpu.l2cache.overall_hits::total 924850
+system.cpu.l2cache.ReadExReq_misses::cpu.data 14567
+system.cpu.l2cache.ReadExReq_misses::total 14567
+system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 879
+system.cpu.l2cache.ReadCleanReq_misses::total 879
+system.cpu.l2cache.ReadSharedReq_misses::cpu.data 157
+system.cpu.l2cache.ReadSharedReq_misses::total 157
+system.cpu.l2cache.demand_misses::cpu.inst 879
+system.cpu.l2cache.demand_misses::cpu.data 14724
+system.cpu.l2cache.demand_misses::total 15603
+system.cpu.l2cache.overall_misses::cpu.inst 879
+system.cpu.l2cache.overall_misses::cpu.data 14724
+system.cpu.l2cache.overall_misses::total 15603
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 881303500
+system.cpu.l2cache.ReadExReq_miss_latency::total 881303500
+system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 53183000
+system.cpu.l2cache.ReadCleanReq_miss_latency::total 53183000
+system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 9498500
+system.cpu.l2cache.ReadSharedReq_miss_latency::total 9498500
+system.cpu.l2cache.demand_miss_latency::cpu.inst 53183000
+system.cpu.l2cache.demand_miss_latency::cpu.data 890802000
+system.cpu.l2cache.demand_miss_latency::total 943985000
+system.cpu.l2cache.overall_miss_latency::cpu.inst 53183000
+system.cpu.l2cache.overall_miss_latency::cpu.data 890802000
+system.cpu.l2cache.overall_miss_latency::total 943985000
+system.cpu.l2cache.WritebackDirty_accesses::writebacks 935266
+system.cpu.l2cache.WritebackDirty_accesses::total 935266
+system.cpu.l2cache.WritebackClean_accesses::writebacks 25
+system.cpu.l2cache.WritebackClean_accesses::total 25
+system.cpu.l2cache.ReadExReq_accesses::cpu.data 46714
+system.cpu.l2cache.ReadExReq_accesses::total 46714
+system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 882
+system.cpu.l2cache.ReadCleanReq_accesses::total 882
+system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 892857
+system.cpu.l2cache.ReadSharedReq_accesses::total 892857
+system.cpu.l2cache.demand_accesses::cpu.inst 882
+system.cpu.l2cache.demand_accesses::cpu.data 939571
+system.cpu.l2cache.demand_accesses::total 940453
+system.cpu.l2cache.overall_accesses::cpu.inst 882
+system.cpu.l2cache.overall_accesses::cpu.data 939571
+system.cpu.l2cache.overall_accesses::total 940453
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.311834
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.311834
+system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.996599
+system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.996599
+system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.000176
+system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.000176
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996599
+system.cpu.l2cache.demand_miss_rate::cpu.data 0.015671
+system.cpu.l2cache.demand_miss_rate::total 0.016591
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996599
+system.cpu.l2cache.overall_miss_rate::cpu.data 0.015671
+system.cpu.l2cache.overall_miss_rate::total 0.016591
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500
+system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60503.981797
+system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60503.981797
+system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500
+system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60503.981797
+system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500
+system.cpu.l2cache.demand_avg_miss_latency::total 60500.224316
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60503.981797
+system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500
+system.cpu.l2cache.overall_avg_miss_latency::total 60500.224316
+system.cpu.l2cache.blocked_cycles::no_mshrs 0
+system.cpu.l2cache.blocked_cycles::no_targets 0
+system.cpu.l2cache.blocked::no_mshrs 0
+system.cpu.l2cache.blocked::no_targets 0
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14567
+system.cpu.l2cache.ReadExReq_mshr_misses::total 14567
+system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 879
+system.cpu.l2cache.ReadCleanReq_mshr_misses::total 879
+system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 157
+system.cpu.l2cache.ReadSharedReq_mshr_misses::total 157
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 879
+system.cpu.l2cache.demand_mshr_misses::cpu.data 14724
+system.cpu.l2cache.demand_mshr_misses::total 15603
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 879
+system.cpu.l2cache.overall_mshr_misses::cpu.data 14724
+system.cpu.l2cache.overall_mshr_misses::total 15603
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 735633500
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 735633500
+system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 44393000
+system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 44393000
+system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7928500
+system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 7928500
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 44393000
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 743562000
+system.cpu.l2cache.demand_mshr_miss_latency::total 787955000
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 44393000
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 743562000
+system.cpu.l2cache.overall_mshr_miss_latency::total 787955000
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.311834
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.311834
+system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.996599
+system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.996599
+system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.000176
+system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.000176
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996599
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015671
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.016591
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996599
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015671
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.016591
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500
+system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50503.981797
+system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50503.981797
+system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500
+system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50503.981797
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.224316
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50503.981797
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.224316
+system.cpu.toL2Bus.snoop_filter.tot_requests 1875953
+system.cpu.toL2Bus.snoop_filter.hit_single_requests 935500
+system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1
+system.cpu.toL2Bus.snoop_filter.tot_snoops 0
+system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0
+system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0
+system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.cpu.toL2Bus.trans_dist::ReadResp 893739
+system.cpu.toL2Bus.trans_dist::WritebackDirty 935266
+system.cpu.toL2Bus.trans_dist::WritebackClean 25
+system.cpu.toL2Bus.trans_dist::CleanEvict 209
+system.cpu.toL2Bus.trans_dist::ReadExReq 46714
+system.cpu.toL2Bus.trans_dist::ReadExResp 46714
+system.cpu.toL2Bus.trans_dist::ReadCleanReq 882
+system.cpu.toL2Bus.trans_dist::ReadSharedReq 892857
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1789
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2814617
+system.cpu.toL2Bus.pkt_count::total 2816406
+system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 58048
+system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 119989568
+system.cpu.toL2Bus.pkt_size::total 120047616
+system.cpu.toL2Bus.snoops 0
+system.cpu.toL2Bus.snoopTraffic 0
+system.cpu.toL2Bus.snoop_fanout::samples 940453
+system.cpu.toL2Bus.snoop_fanout::mean 0.000001
+system.cpu.toL2Bus.snoop_fanout::stdev 0.001031
+system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00%
+system.cpu.toL2Bus.snoop_fanout::0 940452 100.00% 100.00%
+system.cpu.toL2Bus.snoop_fanout::1 1 0.00% 100.00%
+system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00%
+system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00%
+system.cpu.toL2Bus.snoop_fanout::min_value 0
+system.cpu.toL2Bus.snoop_fanout::max_value 1
+system.cpu.toL2Bus.snoop_fanout::total 940453
+system.cpu.toL2Bus.reqLayer0.occupancy 1873267500
+system.cpu.toL2Bus.reqLayer0.utilization 0.5
+system.cpu.toL2Bus.respLayer0.occupancy 1323000
+system.cpu.toL2Bus.respLayer0.utilization 0.0
+system.cpu.toL2Bus.respLayer1.occupancy 1409356500
+system.cpu.toL2Bus.respLayer1.utilization 0.4
+system.membus.snoop_filter.tot_requests 15603
+system.membus.snoop_filter.hit_single_requests 0
+system.membus.snoop_filter.hit_multi_requests 0
+system.membus.snoop_filter.tot_snoops 0
+system.membus.snoop_filter.hit_single_snoops 0
+system.membus.snoop_filter.hit_multi_snoops 0
+system.membus.pwrStateResidencyTicks::UNDEFINED 361613361500
+system.membus.trans_dist::ReadResp 1036
+system.membus.trans_dist::ReadExReq 14567
+system.membus.trans_dist::ReadExResp 14567
+system.membus.trans_dist::ReadSharedReq 1036
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 31206
+system.membus.pkt_count::total 31206
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 998592
+system.membus.pkt_size::total 998592
+system.membus.snoops 0
+system.membus.snoopTraffic 0
+system.membus.snoop_fanout::samples 15603
+system.membus.snoop_fanout::mean 0
+system.membus.snoop_fanout::stdev 0
+system.membus.snoop_fanout::underflows 0 0.00% 0.00%
+system.membus.snoop_fanout::0 15603 100.00% 100.00%
+system.membus.snoop_fanout::1 0 0.00% 100.00%
+system.membus.snoop_fanout::overflows 0 0.00% 100.00%
+system.membus.snoop_fanout::min_value 0
+system.membus.snoop_fanout::max_value 0
+system.membus.snoop_fanout::total 15603
+system.membus.reqLayer0.occupancy 15606500
+system.membus.reqLayer0.utilization 0.0
+system.membus.respLayer1.occupancy 78015000
+system.membus.respLayer1.utilization 0.0
---------- End Simulation Statistics ----------
projects / gem5.git / blobdiff