sim_ticks 1870335522500 # Number of ticks simulated
final_tick 1870335522500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 3272042 # Simulator instruction rate (inst/s)
-host_tick_rate 96902915749 # Simulator tick rate (ticks/s)
-host_mem_usage 296264 # Number of bytes of host memory used
-host_seconds 19.30 # Real time elapsed on the host
+host_inst_rate 3158607 # Simulator instruction rate (inst/s)
+host_op_rate 3158605 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 93543458564 # Simulator tick rate (ticks/s)
+host_mem_usage 309852 # Number of bytes of host memory used
+host_seconds 19.99 # Real time elapsed on the host
sim_insts 63154034 # Number of instructions simulated
-system.physmem.bytes_read 72297472 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 995008 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 10452352 # Number of bytes written to this memory
-system.physmem.num_reads 1129648 # Number of read requests responded to by this memory
-system.physmem.num_writes 163318 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 38654814 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 531994 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 5588490 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 44243304 # Total bandwidth to/from this memory (bytes/s)
-system.l2c.replacements 1051788 # number of replacements
-system.l2c.tagsinuse 34117.721410 # Cycle average of tags in use
-system.l2c.total_refs 2341203 # Total number of references to valid blocks.
-system.l2c.sampled_refs 1087985 # Sample count of references to valid blocks.
-system.l2c.avg_refs 2.151871 # Average number of references to valid blocks.
-system.l2c.warmup_cycle 990121000 # Cycle when the warmup percentage was hit.
-system.l2c.occ_blocks::0 10019.673951 # Average occupied blocks per context
-system.l2c.occ_blocks::1 266.115685 # Average occupied blocks per context
-system.l2c.occ_blocks::2 23831.931773 # Average occupied blocks per context
-system.l2c.occ_percent::0 0.152888 # Average percentage of cache occupancy
-system.l2c.occ_percent::1 0.004061 # Average percentage of cache occupancy
-system.l2c.occ_percent::2 0.363646 # Average percentage of cache occupancy
-system.l2c.ReadReq_hits::0 1620505 # number of ReadReq hits
-system.l2c.ReadReq_hits::1 137130 # number of ReadReq hits
-system.l2c.ReadReq_hits::total 1757635 # number of ReadReq hits
-system.l2c.Writeback_hits::0 811846 # number of Writeback hits
-system.l2c.Writeback_hits::total 811846 # number of Writeback hits
-system.l2c.UpgradeReq_hits::0 134 # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::1 39 # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total 173 # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::0 15 # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::1 9 # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total 24 # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::0 164417 # number of ReadExReq hits
-system.l2c.ReadExReq_hits::1 14126 # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total 178543 # number of ReadExReq hits
-system.l2c.demand_hits::0 1784922 # number of demand (read+write) hits
-system.l2c.demand_hits::1 151256 # number of demand (read+write) hits
-system.l2c.demand_hits::2 0 # number of demand (read+write) hits
-system.l2c.demand_hits::total 1936178 # number of demand (read+write) hits
-system.l2c.overall_hits::0 1784922 # number of overall hits
-system.l2c.overall_hits::1 151256 # number of overall hits
-system.l2c.overall_hits::2 0 # number of overall hits
-system.l2c.overall_hits::total 1936178 # number of overall hits
-system.l2c.ReadReq_misses::0 956917 # number of ReadReq misses
-system.l2c.ReadReq_misses::1 4511 # number of ReadReq misses
-system.l2c.ReadReq_misses::total 961428 # number of ReadReq misses
-system.l2c.UpgradeReq_misses::0 2441 # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::1 567 # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total 3008 # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::0 65 # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::1 101 # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total 166 # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::0 117481 # number of ReadExReq misses
-system.l2c.ReadExReq_misses::1 9826 # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total 127307 # number of ReadExReq misses
-system.l2c.demand_misses::0 1074398 # number of demand (read+write) misses
-system.l2c.demand_misses::1 14337 # number of demand (read+write) misses
-system.l2c.demand_misses::2 0 # number of demand (read+write) misses
-system.l2c.demand_misses::total 1088735 # number of demand (read+write) misses
-system.l2c.overall_misses::0 1074398 # number of overall misses
-system.l2c.overall_misses::1 14337 # number of overall misses
-system.l2c.overall_misses::2 0 # number of overall misses
-system.l2c.overall_misses::total 1088735 # number of overall misses
-system.l2c.demand_miss_latency 0 # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency 0 # number of overall miss cycles
-system.l2c.ReadReq_accesses::0 2577422 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::1 141641 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total 2719063 # number of ReadReq accesses(hits+misses)
-system.l2c.Writeback_accesses::0 811846 # number of Writeback accesses(hits+misses)
-system.l2c.Writeback_accesses::total 811846 # number of Writeback accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::0 2575 # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::1 606 # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total 3181 # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::0 80 # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::1 110 # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total 190 # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::0 281898 # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::1 23952 # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total 305850 # number of ReadExReq accesses(hits+misses)
-system.l2c.demand_accesses::0 2859320 # number of demand (read+write) accesses
-system.l2c.demand_accesses::1 165593 # number of demand (read+write) accesses
-system.l2c.demand_accesses::2 0 # number of demand (read+write) accesses
-system.l2c.demand_accesses::total 3024913 # number of demand (read+write) accesses
-system.l2c.overall_accesses::0 2859320 # number of overall (read+write) accesses
-system.l2c.overall_accesses::1 165593 # number of overall (read+write) accesses
-system.l2c.overall_accesses::2 0 # number of overall (read+write) accesses
-system.l2c.overall_accesses::total 3024913 # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::0 0.371269 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::1 0.031848 # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::0 0.947961 # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::1 0.935644 # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::0 0.812500 # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::1 0.918182 # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::0 0.416750 # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::1 0.410237 # miss rate for ReadExReq accesses
-system.l2c.demand_miss_rate::0 0.375753 # miss rate for demand accesses
-system.l2c.demand_miss_rate::1 0.086580 # miss rate for demand accesses
-system.l2c.demand_miss_rate::2 no_value # miss rate for demand accesses
-system.l2c.demand_miss_rate::total no_value # miss rate for demand accesses
-system.l2c.overall_miss_rate::0 0.375753 # miss rate for overall accesses
-system.l2c.overall_miss_rate::1 0.086580 # miss rate for overall accesses
-system.l2c.overall_miss_rate::2 no_value # miss rate for overall accesses
-system.l2c.overall_miss_rate::total no_value # miss rate for overall accesses
-system.l2c.demand_avg_miss_latency::0 0 # average overall miss latency
-system.l2c.demand_avg_miss_latency::1 0 # average overall miss latency
-system.l2c.demand_avg_miss_latency::2 no_value # average overall miss latency
-system.l2c.demand_avg_miss_latency::total no_value # average overall miss latency
-system.l2c.overall_avg_miss_latency::0 0 # average overall miss latency
-system.l2c.overall_avg_miss_latency::1 0 # average overall miss latency
-system.l2c.overall_avg_miss_latency::2 no_value # average overall miss latency
-system.l2c.overall_avg_miss_latency::total no_value # average overall miss latency
+sim_ops 63154034 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
+system.physmem.bytes_read::cpu0.inst 761216 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data 66693056 # Number of bytes read from this memory
+system.physmem.bytes_read::tsunami.ide 2649600 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst 110976 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data 668672 # Number of bytes read from this memory
+system.physmem.bytes_read::total 70883520 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst 761216 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst 110976 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 872192 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 7861504 # Number of bytes written to this memory
+system.physmem.bytes_written::total 7861504 # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.inst 11894 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data 1042079 # Number of read requests responded to by this memory
+system.physmem.num_reads::tsunami.ide 41400 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst 1734 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data 10448 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1107555 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 122836 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 122836 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.inst 406994 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data 35658338 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::tsunami.ide 1416644 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst 59335 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data 357514 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 37898826 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst 406994 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst 59335 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 466329 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 4203259 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 4203259 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 4203259 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst 406994 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data 35658338 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::tsunami.ide 1416644 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst 59335 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data 357514 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 42102084 # Total bandwidth to/from this memory (bytes/s)
+system.membus.throughput 42160248 # Throughput (bytes/s)
+system.membus.data_through_bus 78853810 # Total data (bytes)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.l2c.tags.replacements 1000626 # number of replacements
+system.l2c.tags.tagsinuse 65381.922680 # Cycle average of tags in use
+system.l2c.tags.total_refs 2464737 # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs 1065768 # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs 2.312639 # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle 838081000 # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks 56158.702580 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst 4894.236968 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data 4134.601551 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst 174.423287 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data 19.958294 # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks 0.856914 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst 0.074680 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data 0.063089 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst 0.002661 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data 0.000305 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total 0.997649 # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1024 65142 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0 769 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1 3264 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2 6912 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3 6232 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4 47965 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1024 0.993988 # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses 32109442 # Number of tag accesses
+system.l2c.tags.data_accesses 32109442 # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.inst 873086 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.data 763077 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.inst 101896 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.data 36734 # number of ReadReq hits
+system.l2c.ReadReq_hits::total 1774793 # number of ReadReq hits
+system.l2c.Writeback_hits::writebacks 816653 # number of Writeback hits
+system.l2c.Writeback_hits::total 816653 # number of Writeback hits
+system.l2c.UpgradeReq_hits::cpu0.data 135 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data 37 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total 172 # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data 14 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data 9 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total 23 # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data 166234 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data 14285 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total 180519 # number of ReadExReq hits
+system.l2c.demand_hits::cpu0.inst 873086 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data 929311 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst 101896 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data 51019 # number of demand (read+write) hits
+system.l2c.demand_hits::total 1955312 # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.inst 873086 # number of overall hits
+system.l2c.overall_hits::cpu0.data 929311 # number of overall hits
+system.l2c.overall_hits::cpu1.inst 101896 # number of overall hits
+system.l2c.overall_hits::cpu1.data 51019 # number of overall hits
+system.l2c.overall_hits::total 1955312 # number of overall hits
+system.l2c.ReadReq_misses::cpu0.inst 11894 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.data 926761 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.inst 1734 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.data 908 # number of ReadReq misses
+system.l2c.ReadReq_misses::total 941297 # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data 2442 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data 570 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total 3012 # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data 65 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data 100 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total 165 # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data 115706 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data 9662 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total 125368 # number of ReadExReq misses
+system.l2c.demand_misses::cpu0.inst 11894 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data 1042467 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst 1734 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data 10570 # number of demand (read+write) misses
+system.l2c.demand_misses::total 1066665 # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.inst 11894 # number of overall misses
+system.l2c.overall_misses::cpu0.data 1042467 # number of overall misses
+system.l2c.overall_misses::cpu1.inst 1734 # number of overall misses
+system.l2c.overall_misses::cpu1.data 10570 # number of overall misses
+system.l2c.overall_misses::total 1066665 # number of overall misses
+system.l2c.ReadReq_accesses::cpu0.inst 884980 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.data 1689838 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.inst 103630 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.data 37642 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total 2716090 # number of ReadReq accesses(hits+misses)
+system.l2c.Writeback_accesses::writebacks 816653 # number of Writeback accesses(hits+misses)
+system.l2c.Writeback_accesses::total 816653 # number of Writeback accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data 2577 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data 607 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total 3184 # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data 79 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data 109 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total 188 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data 281940 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data 23947 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total 305887 # number of ReadExReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.inst 884980 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data 1971778 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst 103630 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data 61589 # number of demand (read+write) accesses
+system.l2c.demand_accesses::total 3021977 # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst 884980 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data 1971778 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst 103630 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data 61589 # number of overall (read+write) accesses
+system.l2c.overall_accesses::total 3021977 # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.inst 0.013440 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.data 0.548432 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.inst 0.016733 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.data 0.024122 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.346563 # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data 0.947614 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data 0.939044 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.945980 # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.822785 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.917431 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 0.877660 # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data 0.410392 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data 0.403474 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.409851 # miss rate for ReadExReq accesses
+system.l2c.demand_miss_rate::cpu0.inst 0.013440 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data 0.528694 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst 0.016733 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data 0.171622 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.352969 # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.inst 0.013440 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data 0.528694 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst 0.016733 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data 0.171622 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.352969 # miss rate for overall accesses
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
-system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
-system.l2c.writebacks 121798 # number of writebacks
-system.l2c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits 0 # number of overall MSHR hits
-system.l2c.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses 0 # number of overall MSHR misses
-system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.l2c.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
-system.l2c.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
-system.l2c.demand_mshr_miss_rate::0 0 # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::1 0 # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::2 no_value # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::0 0 # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::1 0 # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::2 no_value # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total no_value # mshr miss rate for overall accesses
-system.l2c.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.l2c.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.l2c.mshr_cap_events 0 # number of times MSHR cap was activated
-system.l2c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.l2c.writebacks::writebacks 81316 # number of writebacks
+system.l2c.writebacks::total 81316 # number of writebacks
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
-system.iocache.replacements 41695 # number of replacements
-system.iocache.tagsinuse 0.435437 # Cycle average of tags in use
-system.iocache.total_refs 0 # Total number of references to valid blocks.
-system.iocache.sampled_refs 41711 # Sample count of references to valid blocks.
-system.iocache.avg_refs 0 # Average number of references to valid blocks.
-system.iocache.warmup_cycle 1685787165017 # Cycle when the warmup percentage was hit.
-system.iocache.occ_blocks::1 0.435437 # Average occupied blocks per context
-system.iocache.occ_percent::1 0.027215 # Average percentage of cache occupancy
-system.iocache.demand_hits::0 0 # number of demand (read+write) hits
-system.iocache.demand_hits::1 0 # number of demand (read+write) hits
-system.iocache.demand_hits::total 0 # number of demand (read+write) hits
-system.iocache.overall_hits::0 0 # number of overall hits
-system.iocache.overall_hits::1 0 # number of overall hits
-system.iocache.overall_hits::total 0 # number of overall hits
-system.iocache.ReadReq_misses::1 175 # number of ReadReq misses
+system.iocache.tags.replacements 41695 # number of replacements
+system.iocache.tags.tagsinuse 0.435437 # Cycle average of tags in use
+system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
+system.iocache.tags.sampled_refs 41711 # Sample count of references to valid blocks.
+system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
+system.iocache.tags.warmup_cycle 1685787165017 # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::tsunami.ide 0.435437 # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::tsunami.ide 0.027215 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total 0.027215 # Average percentage of cache occupancy
+system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
+system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
+system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
+system.iocache.tags.tag_accesses 375543 # Number of tag accesses
+system.iocache.tags.data_accesses 375543 # Number of data accesses
+system.iocache.ReadReq_misses::tsunami.ide 175 # number of ReadReq misses
system.iocache.ReadReq_misses::total 175 # number of ReadReq misses
-system.iocache.WriteReq_misses::1 41552 # number of WriteReq misses
+system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses
system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses
-system.iocache.demand_misses::0 0 # number of demand (read+write) misses
-system.iocache.demand_misses::1 41727 # number of demand (read+write) misses
+system.iocache.demand_misses::tsunami.ide 41727 # number of demand (read+write) misses
system.iocache.demand_misses::total 41727 # number of demand (read+write) misses
-system.iocache.overall_misses::0 0 # number of overall misses
-system.iocache.overall_misses::1 41727 # number of overall misses
+system.iocache.overall_misses::tsunami.ide 41727 # number of overall misses
system.iocache.overall_misses::total 41727 # number of overall misses
-system.iocache.demand_miss_latency 0 # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency 0 # number of overall miss cycles
-system.iocache.ReadReq_accesses::1 175 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::tsunami.ide 175 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 175 # number of ReadReq accesses(hits+misses)
-system.iocache.WriteReq_accesses::1 41552 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses)
-system.iocache.demand_accesses::0 0 # number of demand (read+write) accesses
-system.iocache.demand_accesses::1 41727 # number of demand (read+write) accesses
+system.iocache.demand_accesses::tsunami.ide 41727 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 41727 # number of demand (read+write) accesses
-system.iocache.overall_accesses::0 0 # number of overall (read+write) accesses
-system.iocache.overall_accesses::1 41727 # number of overall (read+write) accesses
+system.iocache.overall_accesses::tsunami.ide 41727 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 41727 # number of overall (read+write) accesses
-system.iocache.ReadReq_miss_rate::1 1 # miss rate for ReadReq accesses
-system.iocache.WriteReq_miss_rate::1 1 # miss rate for WriteReq accesses
-system.iocache.demand_miss_rate::0 no_value # miss rate for demand accesses
-system.iocache.demand_miss_rate::1 1 # miss rate for demand accesses
-system.iocache.demand_miss_rate::total no_value # miss rate for demand accesses
-system.iocache.overall_miss_rate::0 no_value # miss rate for overall accesses
-system.iocache.overall_miss_rate::1 1 # miss rate for overall accesses
-system.iocache.overall_miss_rate::total no_value # miss rate for overall accesses
-system.iocache.demand_avg_miss_latency::0 no_value # average overall miss latency
-system.iocache.demand_avg_miss_latency::1 0 # average overall miss latency
-system.iocache.demand_avg_miss_latency::total no_value # average overall miss latency
-system.iocache.overall_avg_miss_latency::0 no_value # average overall miss latency
-system.iocache.overall_avg_miss_latency::1 0 # average overall miss latency
-system.iocache.overall_avg_miss_latency::total no_value # average overall miss latency
+system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
+system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
+system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
+system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
-system.iocache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
-system.iocache.writebacks 41520 # number of writebacks
-system.iocache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.iocache.overall_mshr_hits 0 # number of overall MSHR hits
-system.iocache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses 0 # number of overall MSHR misses
-system.iocache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.iocache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
-system.iocache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
-system.iocache.demand_mshr_miss_rate::0 no_value # mshr miss rate for demand accesses
-system.iocache.demand_mshr_miss_rate::1 0 # mshr miss rate for demand accesses
-system.iocache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses
-system.iocache.overall_mshr_miss_rate::0 no_value # mshr miss rate for overall accesses
-system.iocache.overall_mshr_miss_rate::1 0 # mshr miss rate for overall accesses
-system.iocache.overall_mshr_miss_rate::total no_value # mshr miss rate for overall accesses
-system.iocache.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.iocache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.iocache.mshr_cap_events 0 # number of times MSHR cap was activated
-system.iocache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.iocache.writebacks::writebacks 41520 # number of writebacks
+system.iocache.writebacks::total 41520 # number of writebacks
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
-system.cpu0.numCycles 3740670933 # number of cpu cycles simulated
+system.cpu0.numCycles 3740671046 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu0.num_insts 57222076 # Number of instructions executed
+system.cpu0.committedInsts 57222076 # Number of instructions committed
+system.cpu0.committedOps 57222076 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 53249924 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 299810 # Number of float alu accesses
system.cpu0.num_func_calls 1399585 # number of times a function call or return occured
system.cpu0.num_mem_refs 15135515 # number of memory refs
system.cpu0.num_load_insts 9184477 # Number of load instructions
system.cpu0.num_store_insts 5951038 # Number of store instructions
-system.cpu0.num_idle_cycles 3683437089.313678 # Number of idle cycles
-system.cpu0.num_busy_cycles 57233843.686322 # Number of busy cycles
+system.cpu0.num_idle_cycles 3683437200.584730 # Number of idle cycles
+system.cpu0.num_busy_cycles 57233845.415270 # Number of busy cycles
system.cpu0.not_idle_fraction 0.015300 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.984700 # Percentage of idle cycles
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31 0.684617 # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.ipl_used::total 0.808753 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2 6 2.65% 2.65% # number of syscalls executed
system.cpu0.kern.syscall::3 19 8.41% 11.06% # number of syscalls executed
system.cpu0.kern.syscall::4 2 0.88% 11.95% # number of syscalls executed
system.cpu0.kern.mode_good::idle 0
system.cpu0.kern.mode_switch_good::kernel 0.163165 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
-system.cpu0.kern.mode_switch_good::idle no_value # fraction of useful protection mode switches
-system.cpu0.kern.mode_switch_good::total no_value # fraction of useful protection mode switches
+system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches
+system.cpu0.kern.mode_switch_good::total 0.280640 # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel 1869378305000 99.95% 99.95% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user 957009000 0.05% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
-system.tsunami.ethernet.coalescedSwi no_value # average number of Swi's coalesced into each post
+system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
-system.tsunami.ethernet.coalescedRxIdle no_value # average number of RxIdle's coalesced into each post
+system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
-system.tsunami.ethernet.coalescedRxOk no_value # average number of RxOk's coalesced into each post
+system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
-system.tsunami.ethernet.coalescedRxDesc no_value # average number of RxDesc's coalesced into each post
+system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
-system.tsunami.ethernet.coalescedTxOk no_value # average number of TxOk's coalesced into each post
+system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
-system.tsunami.ethernet.coalescedTxIdle no_value # average number of TxIdle's coalesced into each post
+system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
-system.tsunami.ethernet.coalescedTxDesc no_value # average number of TxDesc's coalesced into each post
+system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
-system.tsunami.ethernet.coalescedRxOrn no_value # average number of RxOrn's coalesced into each post
+system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
-system.tsunami.ethernet.coalescedTotal no_value # average number of interrupts coalesced into each post
+system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
-system.cpu0.icache.replacements 884404 # number of replacements
-system.cpu0.icache.tagsinuse 511.244754 # Cycle average of tags in use
-system.cpu0.icache.total_refs 56345132 # Total number of references to valid blocks.
-system.cpu0.icache.sampled_refs 884916 # Sample count of references to valid blocks.
-system.cpu0.icache.avg_refs 63.672859 # Average number of references to valid blocks.
-system.cpu0.icache.warmup_cycle 9786576500 # Cycle when the warmup percentage was hit.
-system.cpu0.icache.occ_blocks::0 511.244754 # Average occupied blocks per context
-system.cpu0.icache.occ_percent::0 0.998525 # Average percentage of cache occupancy
-system.cpu0.icache.ReadReq_hits::0 56345132 # number of ReadReq hits
+system.toL2Bus.throughput 131930255 # Throughput (bytes/s)
+system.toL2Bus.data_through_bus 246743474 # Total data (bytes)
+system.toL2Bus.snoop_data_through_bus 10368 # Total snoop data (bytes)
+system.iobus.throughput 1460501 # Throughput (bytes/s)
+system.iobus.data_through_bus 2731626 # Total data (bytes)
+system.cpu0.icache.tags.replacements 884404 # number of replacements
+system.cpu0.icache.tags.tagsinuse 511.244754 # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs 56345132 # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs 884916 # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs 63.672859 # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle 9786576500 # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.244754 # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst 0.998525 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total 0.998525 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0 59 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1 108 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2 345 # Occupied blocks per task id
+system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu0.icache.tags.tag_accesses 58115132 # Number of tag accesses
+system.cpu0.icache.tags.data_accesses 58115132 # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst 56345132 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 56345132 # number of ReadReq hits
-system.cpu0.icache.demand_hits::0 56345132 # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::1 0 # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu0.inst 56345132 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 56345132 # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::0 56345132 # number of overall hits
-system.cpu0.icache.overall_hits::1 0 # number of overall hits
+system.cpu0.icache.overall_hits::cpu0.inst 56345132 # number of overall hits
system.cpu0.icache.overall_hits::total 56345132 # number of overall hits
-system.cpu0.icache.ReadReq_misses::0 885000 # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu0.inst 885000 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 885000 # number of ReadReq misses
-system.cpu0.icache.demand_misses::0 885000 # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::1 0 # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu0.inst 885000 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 885000 # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::0 885000 # number of overall misses
-system.cpu0.icache.overall_misses::1 0 # number of overall misses
+system.cpu0.icache.overall_misses::cpu0.inst 885000 # number of overall misses
system.cpu0.icache.overall_misses::total 885000 # number of overall misses
-system.cpu0.icache.demand_miss_latency 0 # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency 0 # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::0 57230132 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu0.inst 57230132 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 57230132 # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::0 57230132 # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::1 0 # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu0.inst 57230132 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 57230132 # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::0 57230132 # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::1 0 # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst 57230132 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 57230132 # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::0 0.015464 # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::0 0.015464 # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::1 no_value # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total no_value # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::0 0.015464 # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::1 no_value # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total no_value # miss rate for overall accesses
-system.cpu0.icache.demand_avg_miss_latency::0 0 # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::1 no_value # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total no_value # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::0 0 # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::1 no_value # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total no_value # average overall miss latency
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015464 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total 0.015464 # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015464 # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total 0.015464 # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015464 # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total 0.015464 # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
-system.cpu0.icache.writebacks 95 # number of writebacks
-system.cpu0.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu0.icache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses 0 # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.cpu0.icache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
-system.cpu0.icache.demand_mshr_miss_rate::0 0 # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::1 no_value # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::0 0 # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::1 no_value # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total no_value # mshr miss rate for overall accesses
-system.cpu0.icache.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu0.icache.mshr_cap_events 0 # number of times MSHR cap was activated
-system.cpu0.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu0.dcache.replacements 1978962 # number of replacements
-system.cpu0.dcache.tagsinuse 504.827058 # Cycle average of tags in use
-system.cpu0.dcache.total_refs 13123502 # Total number of references to valid blocks.
-system.cpu0.dcache.sampled_refs 1979474 # Sample count of references to valid blocks.
-system.cpu0.dcache.avg_refs 6.629793 # Average number of references to valid blocks.
-system.cpu0.dcache.warmup_cycle 10840000 # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.occ_blocks::0 504.827058 # Average occupied blocks per context
-system.cpu0.dcache.occ_percent::0 0.985990 # Average percentage of cache occupancy
-system.cpu0.dcache.ReadReq_hits::0 7298106 # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total 7298106 # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::0 5462265 # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total 5462265 # number of WriteReq hits
-system.cpu0.dcache.LoadLockedReq_hits::0 172138 # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total 172138 # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::0 186635 # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total 186635 # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::0 12760371 # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::1 0 # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total 12760371 # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::0 12760371 # number of overall hits
-system.cpu0.dcache.overall_hits::1 0 # number of overall hits
-system.cpu0.dcache.overall_hits::total 12760371 # number of overall hits
-system.cpu0.dcache.ReadReq_misses::0 1683563 # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total 1683563 # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::0 285996 # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total 285996 # number of WriteReq misses
-system.cpu0.dcache.LoadLockedReq_misses::0 16159 # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total 16159 # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::0 703 # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total 703 # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::0 1969559 # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::1 0 # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total 1969559 # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::0 1969559 # number of overall misses
-system.cpu0.dcache.overall_misses::1 0 # number of overall misses
-system.cpu0.dcache.overall_misses::total 1969559 # number of overall misses
-system.cpu0.dcache.demand_miss_latency 0 # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency 0 # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::0 8981669 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.tags.replacements 1978686 # number of replacements
+system.cpu0.dcache.tags.tagsinuse 507.129778 # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs 13123753 # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs 1979198 # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs 6.630844 # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle 10840000 # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data 507.129778 # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data 0.990488 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total 0.990488 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0 443 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id
+system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu0.dcache.tags.tag_accesses 62404072 # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses 62404072 # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data 7298337 # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total 7298337 # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data 5462263 # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total 5462263 # number of WriteReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 172144 # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total 172144 # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data 186624 # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total 186624 # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data 12760600 # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total 12760600 # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data 12760600 # number of overall hits
+system.cpu0.dcache.overall_hits::total 12760600 # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data 1683332 # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total 1683332 # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data 285998 # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total 285998 # number of WriteReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 16153 # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total 16153 # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data 714 # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total 714 # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data 1969330 # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total 1969330 # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data 1969330 # number of overall misses
+system.cpu0.dcache.overall_misses::total 1969330 # number of overall misses
+system.cpu0.dcache.ReadReq_accesses::cpu0.data 8981669 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 8981669 # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::0 5748261 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data 5748261 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 5748261 # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::0 188297 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 188297 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 188297 # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::0 187338 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 187338 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 187338 # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::0 14729930 # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::1 0 # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu0.data 14729930 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 14729930 # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::0 14729930 # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::1 0 # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data 14729930 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 14729930 # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::0 0.187444 # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::0 0.049753 # miss rate for WriteReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::0 0.085817 # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::0 0.003753 # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::0 0.133711 # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::1 no_value # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total no_value # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::0 0.133711 # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::1 no_value # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total no_value # miss rate for overall accesses
-system.cpu0.dcache.demand_avg_miss_latency::0 0 # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::1 no_value # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total no_value # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::0 0 # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::1 no_value # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total no_value # average overall miss latency
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.187419 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total 0.187419 # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.049754 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total 0.049754 # miss rate for WriteReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.085785 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.085785 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.003811 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total 0.003811 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data 0.133696 # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total 0.133696 # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data 0.133696 # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total 0.133696 # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
-system.cpu0.dcache.writebacks 771740 # number of writebacks
-system.cpu0.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu0.dcache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses 0 # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.cpu0.dcache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.demand_mshr_miss_rate::0 0 # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::1 no_value # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::0 0 # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::1 no_value # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total no_value # mshr miss rate for overall accesses
-system.cpu0.dcache.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu0.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
-system.cpu0.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.cpu0.dcache.writebacks::writebacks 775641 # number of writebacks
+system.cpu0.dcache.writebacks::total 775641 # number of writebacks
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.numCycles 3740248881 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu1.num_insts 5931958 # Number of instructions executed
+system.cpu1.committedInsts 5931958 # Number of instructions committed
+system.cpu1.committedOps 5931958 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 5550578 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 28590 # Number of float alu accesses
system.cpu1.num_func_calls 182742 # number of times a function call or return occured
system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31 0.551247 # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.ipl_used::total 0.730422 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2 2 2.00% 2.00% # number of syscalls executed
system.cpu1.kern.syscall::3 11 11.00% 13.00% # number of syscalls executed
system.cpu1.kern.syscall::4 2 2.00% 15.00% # number of syscalls executed
system.cpu1.kern.mode_switch_good::kernel 0.592449 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle 0.015640 # fraction of useful protection mode switches
-system.cpu1.kern.mode_switch_good::total 1.608089 # fraction of useful protection mode switches
+system.cpu1.kern.mode_switch_good::total 0.334518 # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel 1373917500 0.07% 0.07% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user 508289000 0.03% 0.10% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle 1868002549000 99.90% 100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context 471 # number of times the context was actually changed
-system.cpu1.icache.replacements 103091 # number of replacements
-system.cpu1.icache.tagsinuse 427.126317 # Cycle average of tags in use
-system.cpu1.icache.total_refs 5832136 # Total number of references to valid blocks.
-system.cpu1.icache.sampled_refs 103603 # Sample count of references to valid blocks.
-system.cpu1.icache.avg_refs 56.293119 # Average number of references to valid blocks.
-system.cpu1.icache.warmup_cycle 1868933059000 # Cycle when the warmup percentage was hit.
-system.cpu1.icache.occ_blocks::0 427.126317 # Average occupied blocks per context
-system.cpu1.icache.occ_percent::0 0.834231 # Average percentage of cache occupancy
-system.cpu1.icache.ReadReq_hits::0 5832136 # number of ReadReq hits
+system.cpu1.icache.tags.replacements 103091 # number of replacements
+system.cpu1.icache.tags.tagsinuse 427.126317 # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs 5832136 # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs 103603 # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs 56.293119 # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle 1868933059000 # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst 427.126317 # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst 0.834231 # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total 0.834231 # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2 512 # Occupied blocks per task id
+system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu1.icache.tags.tag_accesses 6039396 # Number of tag accesses
+system.cpu1.icache.tags.data_accesses 6039396 # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst 5832136 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 5832136 # number of ReadReq hits
-system.cpu1.icache.demand_hits::0 5832136 # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::1 0 # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::cpu1.inst 5832136 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 5832136 # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::0 5832136 # number of overall hits
-system.cpu1.icache.overall_hits::1 0 # number of overall hits
+system.cpu1.icache.overall_hits::cpu1.inst 5832136 # number of overall hits
system.cpu1.icache.overall_hits::total 5832136 # number of overall hits
-system.cpu1.icache.ReadReq_misses::0 103630 # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::cpu1.inst 103630 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 103630 # number of ReadReq misses
-system.cpu1.icache.demand_misses::0 103630 # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::1 0 # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::cpu1.inst 103630 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 103630 # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::0 103630 # number of overall misses
-system.cpu1.icache.overall_misses::1 0 # number of overall misses
+system.cpu1.icache.overall_misses::cpu1.inst 103630 # number of overall misses
system.cpu1.icache.overall_misses::total 103630 # number of overall misses
-system.cpu1.icache.demand_miss_latency 0 # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency 0 # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::0 5935766 # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::cpu1.inst 5935766 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 5935766 # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::0 5935766 # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::1 0 # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::cpu1.inst 5935766 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 5935766 # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::0 5935766 # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::1 0 # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst 5935766 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 5935766 # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::0 0.017459 # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::0 0.017459 # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::1 no_value # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total no_value # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::0 0.017459 # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::1 no_value # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total no_value # miss rate for overall accesses
-system.cpu1.icache.demand_avg_miss_latency::0 0 # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::1 no_value # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total no_value # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::0 0 # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::1 no_value # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total no_value # average overall miss latency
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.017459 # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total 0.017459 # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst 0.017459 # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total 0.017459 # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst 0.017459 # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total 0.017459 # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
-system.cpu1.icache.writebacks 15 # number of writebacks
-system.cpu1.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu1.icache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu1.icache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses 0 # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.cpu1.icache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
-system.cpu1.icache.demand_mshr_miss_rate::0 0 # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::1 no_value # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::0 0 # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::1 no_value # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total no_value # mshr miss rate for overall accesses
-system.cpu1.icache.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu1.icache.mshr_cap_events 0 # number of times MSHR cap was activated
-system.cpu1.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu1.dcache.replacements 62338 # number of replacements
-system.cpu1.dcache.tagsinuse 391.951263 # Cycle average of tags in use
-system.cpu1.dcache.total_refs 1834544 # Total number of references to valid blocks.
-system.cpu1.dcache.sampled_refs 62657 # Sample count of references to valid blocks.
-system.cpu1.dcache.avg_refs 29.279155 # Average number of references to valid blocks.
-system.cpu1.dcache.warmup_cycle 1851267520500 # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.occ_blocks::0 391.951263 # Average occupied blocks per context
-system.cpu1.dcache.occ_percent::0 0.765530 # Average percentage of cache occupancy
-system.cpu1.dcache.ReadReq_hits::0 1109315 # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total 1109315 # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::0 707444 # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total 707444 # number of WriteReq hits
-system.cpu1.dcache.LoadLockedReq_hits::0 15129 # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total 15129 # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::0 15613 # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total 15613 # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::0 1816759 # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::1 0 # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total 1816759 # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::0 1816759 # number of overall hits
-system.cpu1.dcache.overall_hits::1 0 # number of overall hits
-system.cpu1.dcache.overall_hits::total 1816759 # number of overall hits
-system.cpu1.dcache.ReadReq_misses::0 41650 # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total 41650 # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::0 25861 # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total 25861 # number of WriteReq misses
-system.cpu1.dcache.LoadLockedReq_misses::0 1289 # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total 1289 # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::0 732 # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total 732 # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::0 67511 # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::1 0 # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total 67511 # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::0 67511 # number of overall misses
-system.cpu1.dcache.overall_misses::1 0 # number of overall misses
-system.cpu1.dcache.overall_misses::total 67511 # number of overall misses
-system.cpu1.dcache.demand_miss_latency 0 # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency 0 # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::0 1150965 # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.tags.replacements 62044 # number of replacements
+system.cpu1.dcache.tags.tagsinuse 421.562730 # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs 1836054 # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs 62382 # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs 29.432432 # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle 1851115552500 # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data 421.562730 # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data 0.823365 # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total 0.823365 # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024 338 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2 337 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024 0.660156 # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.tag_accesses 7735310 # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses 7735310 # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data 1109521 # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total 1109521 # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data 707457 # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total 707457 # number of WriteReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 15133 # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total 15133 # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data 15610 # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total 15610 # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data 1816978 # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total 1816978 # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data 1816978 # number of overall hits
+system.cpu1.dcache.overall_hits::total 1816978 # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data 41444 # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total 41444 # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data 25848 # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total 25848 # number of WriteReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 1285 # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total 1285 # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data 735 # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total 735 # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data 67292 # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total 67292 # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data 67292 # number of overall misses
+system.cpu1.dcache.overall_misses::total 67292 # number of overall misses
+system.cpu1.dcache.ReadReq_accesses::cpu1.data 1150965 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 1150965 # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::0 733305 # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data 733305 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 733305 # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::0 16418 # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 16418 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 16418 # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::0 16345 # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 16345 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 16345 # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::0 1884270 # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::1 0 # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::cpu1.data 1884270 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 1884270 # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::0 1884270 # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::1 0 # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data 1884270 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 1884270 # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::0 0.036187 # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::0 0.035266 # miss rate for WriteReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::0 0.078511 # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::0 0.044784 # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::0 0.035829 # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::1 no_value # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total no_value # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::0 0.035829 # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::1 no_value # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total no_value # miss rate for overall accesses
-system.cpu1.dcache.demand_avg_miss_latency::0 0 # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::1 no_value # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total no_value # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::0 0 # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::1 no_value # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total no_value # average overall miss latency
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.036008 # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total 0.036008 # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.035249 # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total 0.035249 # miss rate for WriteReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.078268 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.078268 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.044968 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total 0.044968 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data 0.035713 # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total 0.035713 # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data 0.035713 # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total 0.035713 # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
-system.cpu1.dcache.writebacks 39996 # number of writebacks
-system.cpu1.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu1.dcache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu1.dcache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses 0 # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
-system.cpu1.dcache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.demand_mshr_miss_rate::0 0 # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::1 no_value # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::0 0 # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::1 no_value # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total no_value # mshr miss rate for overall accesses
-system.cpu1.dcache.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu1.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
-system.cpu1.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.cpu1.dcache.writebacks::writebacks 41012 # number of writebacks
+system.cpu1.dcache.writebacks::total 41012 # number of writebacks
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------