---------- Begin Simulation Statistics ----------
-sim_seconds 0.000015 # Number of seconds simulated
-sim_ticks 15468000 # Number of ticks simulated
-final_tick 15468000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds 0.000020 # Number of seconds simulated
+sim_ticks 20069500 # Number of ticks simulated
+final_tick 20069500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 31666 # Simulator instruction rate (inst/s)
-host_op_rate 57357 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 91020367 # Simulator tick rate (ticks/s)
-host_mem_usage 241544 # Number of bytes of host memory used
-host_seconds 0.17 # Real time elapsed on the host
+host_inst_rate 42536 # Simulator instruction rate (inst/s)
+host_op_rate 77054 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 158640887 # Simulator tick rate (ticks/s)
+host_mem_usage 283320 # Number of bytes of host memory used
+host_seconds 0.13 # Real time elapsed on the host
sim_insts 5380 # Number of instructions simulated
-sim_ops 9746 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read::cpu.inst 19392 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 9344 # Number of bytes read from this memory
-system.physmem.bytes_read::total 28736 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 19392 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 19392 # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst 303 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 146 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 449 # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst 1253685027 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 604085855 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 1857770882 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 1253685027 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 1253685027 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 1253685027 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 604085855 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 1857770882 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 451 # Total number of read requests seen
-system.physmem.writeReqs 0 # Total number of write requests seen
-system.physmem.cpureqs 451 # Reqs generatd by CPU via cache - shady
-system.physmem.bytesRead 28736 # Total number of bytes read from memory
-system.physmem.bytesWritten 0 # Total number of bytes written to memory
-system.physmem.bytesConsumedRd 28736 # bytesRead derated as per pkt->getSize()
-system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
-system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
-system.physmem.perBankRdReqs::0 49 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::1 14 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::2 26 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::3 29 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::4 36 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::5 48 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::6 28 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::7 34 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::8 40 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::9 24 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::10 8 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::11 32 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::12 41 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::13 11 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::14 5 # Track reads on a per bank basis
-system.physmem.perBankRdReqs::15 26 # Track reads on a per bank basis
-system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis
-system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis
-system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
-system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
-system.physmem.totGap 15452000 # Total gap between requests
-system.physmem.readPktSize::0 0 # Categorize read packet sizes
-system.physmem.readPktSize::1 0 # Categorize read packet sizes
-system.physmem.readPktSize::2 0 # Categorize read packet sizes
-system.physmem.readPktSize::3 0 # Categorize read packet sizes
-system.physmem.readPktSize::4 0 # Categorize read packet sizes
-system.physmem.readPktSize::5 0 # Categorize read packet sizes
-system.physmem.readPktSize::6 451 # Categorize read packet sizes
-system.physmem.readPktSize::7 0 # Categorize read packet sizes
-system.physmem.readPktSize::8 0 # Categorize read packet sizes
-system.physmem.writePktSize::0 0 # categorize write packet sizes
-system.physmem.writePktSize::1 0 # categorize write packet sizes
-system.physmem.writePktSize::2 0 # categorize write packet sizes
-system.physmem.writePktSize::3 0 # categorize write packet sizes
-system.physmem.writePktSize::4 0 # categorize write packet sizes
-system.physmem.writePktSize::5 0 # categorize write packet sizes
-system.physmem.writePktSize::6 0 # categorize write packet sizes
-system.physmem.writePktSize::7 0 # categorize write packet sizes
-system.physmem.writePktSize::8 0 # categorize write packet sizes
-system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
-system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
-system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
-system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
-system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
-system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
-system.physmem.neitherpktsize::6 0 # categorize neither packet sizes
-system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
-system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
-system.physmem.rdQLenPdf::0 231 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1 151 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2 58 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3 10 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see
+sim_ops 9747 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
+system.physmem.bytes_read::cpu.inst 17472 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory
+system.physmem.bytes_read::total 26496 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 17472 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 17472 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 273 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 414 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 870574753 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 449637510 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1320212262 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 870574753 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 870574753 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 870574753 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 449637510 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 1320212262 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs 415 # Number of read requests accepted
+system.physmem.writeReqs 0 # Number of write requests accepted
+system.physmem.readBursts 415 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM 26560 # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
+system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
+system.physmem.bytesReadSys 26560 # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.perBankRdBursts::0 33 # Per bank write bursts
+system.physmem.perBankRdBursts::1 1 # Per bank write bursts
+system.physmem.perBankRdBursts::2 5 # Per bank write bursts
+system.physmem.perBankRdBursts::3 8 # Per bank write bursts
+system.physmem.perBankRdBursts::4 50 # Per bank write bursts
+system.physmem.perBankRdBursts::5 44 # Per bank write bursts
+system.physmem.perBankRdBursts::6 20 # Per bank write bursts
+system.physmem.perBankRdBursts::7 36 # Per bank write bursts
+system.physmem.perBankRdBursts::8 23 # Per bank write bursts
+system.physmem.perBankRdBursts::9 73 # Per bank write bursts
+system.physmem.perBankRdBursts::10 63 # Per bank write bursts
+system.physmem.perBankRdBursts::11 17 # Per bank write bursts
+system.physmem.perBankRdBursts::12 2 # Per bank write bursts
+system.physmem.perBankRdBursts::13 17 # Per bank write bursts
+system.physmem.perBankRdBursts::14 6 # Per bank write bursts
+system.physmem.perBankRdBursts::15 17 # Per bank write bursts
+system.physmem.perBankWrBursts::0 0 # Per bank write bursts
+system.physmem.perBankWrBursts::1 0 # Per bank write bursts
+system.physmem.perBankWrBursts::2 0 # Per bank write bursts
+system.physmem.perBankWrBursts::3 0 # Per bank write bursts
+system.physmem.perBankWrBursts::4 0 # Per bank write bursts
+system.physmem.perBankWrBursts::5 0 # Per bank write bursts
+system.physmem.perBankWrBursts::6 0 # Per bank write bursts
+system.physmem.perBankWrBursts::7 0 # Per bank write bursts
+system.physmem.perBankWrBursts::8 0 # Per bank write bursts
+system.physmem.perBankWrBursts::9 0 # Per bank write bursts
+system.physmem.perBankWrBursts::10 0 # Per bank write bursts
+system.physmem.perBankWrBursts::11 0 # Per bank write bursts
+system.physmem.perBankWrBursts::12 0 # Per bank write bursts
+system.physmem.perBankWrBursts::13 0 # Per bank write bursts
+system.physmem.perBankWrBursts::14 0 # Per bank write bursts
+system.physmem.perBankWrBursts::15 0 # Per bank write bursts
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.totGap 20021000 # Total gap between requests
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 415 # Read request sizes (log2)
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 0 # Write request sizes (log2)
+system.physmem.rdQLenPdf::0 250 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 127 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 34 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 4 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
-system.physmem.totQLat 1899951 # Total cycles spent in queuing delays
-system.physmem.totMemAccLat 13161201 # Sum of mem lat for all requests
-system.physmem.totBusLat 2255000 # Total cycles spent in databus access
-system.physmem.totBankLat 9006250 # Total cycles spent in bank access
-system.physmem.avgQLat 4212.75 # Average queueing delay per request
-system.physmem.avgBankLat 19969.51 # Average bank access latency per request
-system.physmem.avgBusLat 5000.00 # Average bus latency per request
-system.physmem.avgMemAccLat 29182.26 # Average memory access latency
-system.physmem.avgRdBW 1857.77 # Average achieved read bandwidth in MB/s
-system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s
-system.physmem.avgConsumedRdBW 1857.77 # Average consumed read bandwidth in MB/s
-system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s
-system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
-system.physmem.busUtil 14.51 # Data bus utilization in percentage
-system.physmem.avgRdQLen 0.85 # Average read queue length over time
-system.physmem.avgWrQLen 0.00 # Average write queue length over time
-system.physmem.readRowHits 333 # Number of row buffer hits during reads
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples 71 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 240.676056 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 152.837127 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 281.987222 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 26 36.62% 36.62% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 26 36.62% 73.24% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 8 11.27% 84.51% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 2 2.82% 87.32% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 2 2.82% 90.14% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 2 2.82% 92.96% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 5 7.04% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 71 # Bytes accessed per row activation
+system.physmem.totQLat 2360500 # Total ticks spent queuing
+system.physmem.totMemAccLat 12135500 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat 2075000 # Total ticks spent in databus transfers
+system.physmem.totBankLat 7700000 # Total ticks spent accessing banks
+system.physmem.avgQLat 5687.95 # Average queueing delay per DRAM burst
+system.physmem.avgBankLat 18554.22 # Average bank access latency per DRAM burst
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgMemAccLat 29242.17 # Average memory access latency per DRAM burst
+system.physmem.avgRdBW 1323.40 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys 1323.40 # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.busUtil 10.34 # Data bus utilization in percentage
+system.physmem.busUtilRead 10.34 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
+system.physmem.avgRdQLen 1.61 # Average read queue length when enqueuing
+system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
+system.physmem.readRowHits 307 # Number of row buffer hits during reads
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
-system.physmem.readRowHitRate 73.84 # Row buffer hit rate for reads
+system.physmem.readRowHitRate 73.98 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
-system.physmem.avgGap 34261.64 # Average gap between requests
-system.cpu.branchPred.lookups 2995 # Number of BP lookups
-system.cpu.branchPred.condPredicted 2995 # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect 546 # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups 2485 # Number of BTB lookups
-system.cpu.branchPred.BTBHits 793 # Number of BTB hits
+system.physmem.avgGap 48243.37 # Average gap between requests
+system.physmem.pageHitRate 73.98 # Row buffer hit rate, read and write combined
+system.physmem.prechargeAllPercent 0.05 # Percentage of time for which DRAM has all the banks in precharge state
+system.membus.throughput 1320212262 # Throughput (bytes/s)
+system.membus.trans_dist::ReadReq 338 # Transaction distribution
+system.membus.trans_dist::ReadResp 337 # Transaction distribution
+system.membus.trans_dist::ReadExReq 77 # Transaction distribution
+system.membus.trans_dist::ReadExResp 77 # Transaction distribution
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 829 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::total 829 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 829 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 26496 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 26496 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 26496 # Cumulative packet size per connected master and slave (bytes)
+system.membus.data_through_bus 26496 # Total data (bytes)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.reqLayer0.occupancy 500500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 2.5 # Layer utilization (%)
+system.membus.respLayer1.occupancy 3871750 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 19.3 # Layer utilization (%)
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.cpu.branchPred.lookups 3084 # Number of BP lookups
+system.cpu.branchPred.condPredicted 3084 # Number of conditional branches predicted
+system.cpu.branchPred.condIncorrect 542 # Number of conditional branches incorrect
+system.cpu.branchPred.BTBLookups 2283 # Number of BTB lookups
+system.cpu.branchPred.BTBHits 726 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct 31.911469 # BTB Hit Percentage
-system.cpu.branchPred.usedRAS 0 # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect 0 # Number of incorrect RAS predictions.
+system.cpu.branchPred.BTBHitPct 31.800263 # BTB Hit Percentage
+system.cpu.branchPred.usedRAS 207 # Number of times the RAS was used to get a target.
+system.cpu.branchPred.RASInCorrect 74 # Number of incorrect RAS predictions.
+system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
system.cpu.workload.num_syscalls 11 # Number of system calls
-system.cpu.numCycles 30937 # number of cpu cycles simulated
+system.cpu.numCycles 40140 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles 8904 # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts 14405 # Number of instructions fetch has processed
-system.cpu.fetch.Branches 2995 # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches 793 # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles 3911 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles 2416 # Number of cycles fetch has spent squashing
-system.cpu.fetch.BlockedCycles 3684 # Number of cycles fetch has spent blocked
-system.cpu.fetch.MiscStallCycles 34 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles 178 # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles 18 # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines 1874 # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes 285 # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples 18552 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean 1.371173 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev 2.873073 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.icacheStallCycles 10289 # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.Insts 14134 # Number of instructions fetch has processed
+system.cpu.fetch.Branches 3084 # Number of branches that fetch encountered
+system.cpu.fetch.predictedBranches 933 # Number of branches that fetch has predicted taken
+system.cpu.fetch.Cycles 3940 # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.SquashCycles 2474 # Number of cycles fetch has spent squashing
+system.cpu.fetch.BlockedCycles 5352 # Number of cycles fetch has spent blocked
+system.cpu.fetch.MiscStallCycles 58 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.PendingTrapStallCycles 392 # Number of stall cycles due to pending traps
+system.cpu.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR
+system.cpu.fetch.CacheLines 1980 # Number of cache lines fetched
+system.cpu.fetch.IcacheSquashes 267 # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.rateDist::samples 21899 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean 1.150509 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev 2.666400 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0 14740 79.45% 79.45% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1 189 1.02% 80.47% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2 154 0.83% 81.30% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3 193 1.04% 82.34% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4 163 0.88% 83.22% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5 168 0.91% 84.13% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6 265 1.43% 85.55% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7 160 0.86% 86.42% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8 2520 13.58% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0 18060 82.47% 82.47% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1 216 0.99% 83.46% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2 142 0.65% 84.10% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3 224 1.02% 85.13% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4 181 0.83% 85.95% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5 200 0.91% 86.87% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6 275 1.26% 88.12% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7 159 0.73% 88.85% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8 2442 11.15% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total 18552 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate 0.096810 # Number of branch fetches per cycle
-system.cpu.fetch.rate 0.465624 # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles 9434 # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles 3628 # Number of cycles decode is blocked
-system.cpu.decode.RunCycles 3523 # Number of cycles decode is running
-system.cpu.decode.UnblockCycles 144 # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles 1823 # Number of cycles decode is squashing
-system.cpu.decode.DecodedInsts 24308 # Number of instructions handled by decode
-system.cpu.rename.SquashCycles 1823 # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles 9778 # Number of cycles rename is idle
-system.cpu.rename.BlockCycles 2398 # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles 477 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles 3309 # Number of cycles rename is running
-system.cpu.rename.UnblockCycles 767 # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts 22819 # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents 7 # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents 39 # Number of times rename has blocked due to IQ full
-system.cpu.rename.LSQFullEvents 651 # Number of times rename has blocked due to LSQ full
-system.cpu.rename.RenamedOperands 24896 # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups 54742 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 54726 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups
-system.cpu.rename.CommittedMaps 11061 # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps 13835 # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts 31 # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts 31 # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts 2054 # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads 2204 # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores 1750 # Number of stores inserted to the mem dependence unit.
+system.cpu.fetch.rateDist::total 21899 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.branchRate 0.076831 # Number of branch fetches per cycle
+system.cpu.fetch.rate 0.352118 # Number of inst fetches per cycle
+system.cpu.decode.IdleCycles 11081 # Number of cycles decode is idle
+system.cpu.decode.BlockedCycles 5247 # Number of cycles decode is blocked
+system.cpu.decode.RunCycles 3583 # Number of cycles decode is running
+system.cpu.decode.UnblockCycles 131 # Number of cycles decode is unblocking
+system.cpu.decode.SquashCycles 1857 # Number of cycles decode is squashing
+system.cpu.decode.DecodedInsts 24173 # Number of instructions handled by decode
+system.cpu.rename.SquashCycles 1857 # Number of cycles rename is squashing
+system.cpu.rename.IdleCycles 11446 # Number of cycles rename is idle
+system.cpu.rename.BlockCycles 3886 # Number of cycles rename is blocking
+system.cpu.rename.serializeStallCycles 603 # count of cycles rename stalled for serializing inst
+system.cpu.rename.RunCycles 3331 # Number of cycles rename is running
+system.cpu.rename.UnblockCycles 776 # Number of cycles rename is unblocking
+system.cpu.rename.RenamedInsts 22661 # Number of instructions processed by rename
+system.cpu.rename.ROBFullEvents 12 # Number of times rename has blocked due to ROB full
+system.cpu.rename.IQFullEvents 32 # Number of times rename has blocked due to IQ full
+system.cpu.rename.LSQFullEvents 663 # Number of times rename has blocked due to LSQ full
+system.cpu.rename.RenamedOperands 25256 # Number of destination operands rename has renamed
+system.cpu.rename.RenameLookups 55040 # Number of register rename lookups that rename has made
+system.cpu.rename.int_rename_lookups 31380 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups
+system.cpu.rename.CommittedMaps 11063 # Number of HB maps that are committed
+system.cpu.rename.UndoneMaps 14193 # Number of HB maps that are undone due to squashing
+system.cpu.rename.serializingInsts 30 # count of serializing insts renamed
+system.cpu.rename.tempSerializingInsts 30 # count of temporary serializing insts renamed
+system.cpu.rename.skidInsts 2047 # count of insts added to the skid buffer
+system.cpu.memDep0.insertedLoads 2285 # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores 1565 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 11 # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores 7 # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded 20351 # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded 35 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued 17307 # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued 209 # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined 9863 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined 13657 # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved 23 # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples 18552 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean 0.932891 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev 1.792260 # Number of insts issued each cycle
+system.cpu.memDep0.conflictingStores 4 # Number of conflicting stores.
+system.cpu.iq.iqInstsAdded 20236 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqNonSpecInstsAdded 26 # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqInstsIssued 17027 # Number of instructions issued
+system.cpu.iq.iqSquashedInstsIssued 290 # Number of squashed instructions issued
+system.cpu.iq.iqSquashedInstsExamined 9729 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedOperandsExamined 13960 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.iqSquashedNonSpecRemoved 14 # Number of squashed non-spec instructions that were removed
+system.cpu.iq.issued_per_cycle::samples 21899 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 0.777524 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 1.652832 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0 13164 70.96% 70.96% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1 1399 7.54% 78.50% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2 1053 5.68% 84.17% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3 693 3.74% 87.91% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4 728 3.92% 91.83% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5 621 3.35% 95.18% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6 594 3.20% 98.38% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7 258 1.39% 99.77% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8 42 0.23% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 16413 74.95% 74.95% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 1539 7.03% 81.98% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 1092 4.99% 86.96% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 724 3.31% 90.27% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 698 3.19% 93.46% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::5 576 2.63% 96.09% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::6 581 2.65% 98.74% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::7 234 1.07% 99.81% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::8 42 0.19% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total 18552 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 21899 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu 134 76.57% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 76.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead 20 11.43% 88.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite 21 12.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 140 77.35% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 77.35% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 26 14.36% 91.71% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 15 8.29% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass 4 0.02% 0.02% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu 13916 80.41% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 80.43% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead 1905 11.01% 91.44% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite 1482 8.56% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::No_OpClass 3 0.02% 0.02% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 13667 80.27% 80.28% # Type of FU issued
+system.cpu.iq.FU_type_0::IntMult 4 0.02% 80.31% # Type of FU issued
+system.cpu.iq.FU_type_0::IntDiv 7 0.04% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMult 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMult 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShift 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 80.35% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 1973 11.59% 91.94% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 1373 8.06% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total 17307 # Type of FU issued
-system.cpu.iq.rate 0.559427 # Inst issue rate
-system.cpu.iq.fu_busy_cnt 175 # FU busy when requested
-system.cpu.iq.fu_busy_rate 0.010112 # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads 53542 # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes 30256 # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses 15949 # Number of integer instruction queue wakeup accesses
+system.cpu.iq.FU_type_0::total 17027 # Type of FU issued
+system.cpu.iq.rate 0.424190 # Inst issue rate
+system.cpu.iq.fu_busy_cnt 181 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.010630 # FU busy rate (busy events/executed inst)
+system.cpu.iq.int_inst_queue_reads 56416 # Number of integer instruction queue reads
+system.cpu.iq.int_inst_queue_writes 29998 # Number of integer instruction queue writes
+system.cpu.iq.int_inst_queue_wakeup_accesses 15642 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 8 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 4 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 4 # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses 17474 # Number of integer alu accesses
+system.cpu.iq.int_alu_accesses 17201 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 4 # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads 160 # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread0.forwLoads 168 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads 1152 # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses 14 # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread0.squashedLoads 1232 # Number of loads squashed
+system.cpu.iew.lsq.thread0.ignoredResponses 11 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 12 # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores 815 # Number of stores squashed
+system.cpu.iew.lsq.thread0.squashedStores 630 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked 13 # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread0.cacheBlocked 21 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles 1823 # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles 1705 # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles 33 # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts 20386 # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts 33 # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts 2204 # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts 1750 # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts 31 # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents 3 # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles 1857 # Number of cycles IEW is squashing
+system.cpu.iew.iewBlockCycles 3086 # Number of cycles IEW is blocking
+system.cpu.iew.iewUnblockCycles 35 # Number of cycles IEW is unblocking
+system.cpu.iew.iewDispatchedInsts 20262 # Number of instructions dispatched to IQ
+system.cpu.iew.iewDispSquashedInsts 39 # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispLoadInsts 2285 # Number of dispatched load instructions
+system.cpu.iew.iewDispStoreInsts 1565 # Number of dispatched store instructions
+system.cpu.iew.iewDispNonSpecInsts 26 # Number of dispatched non-speculative instructions
+system.cpu.iew.iewIQFullEvents 4 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 12 # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect 56 # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect 607 # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts 663 # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts 16378 # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts 1780 # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts 929 # Number of squashed instructions skipped in execute
+system.cpu.iew.predictedTakenIncorrect 116 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.predictedNotTakenIncorrect 570 # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.branchMispredicts 686 # Number of branch mispredicts detected at execute
+system.cpu.iew.iewExecutedInsts 16124 # Number of executed instructions
+system.cpu.iew.iewExecLoadInsts 1854 # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts 903 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
-system.cpu.iew.exec_refs 3145 # number of memory reference insts executed
-system.cpu.iew.exec_branches 1625 # Number of branches executed
-system.cpu.iew.exec_stores 1365 # Number of stores executed
-system.cpu.iew.exec_rate 0.529398 # Inst execution rate
-system.cpu.iew.wb_sent 16147 # cumulative count of insts sent to commit
-system.cpu.iew.wb_count 15953 # cumulative count of insts written-back
-system.cpu.iew.wb_producers 10136 # num instructions producing a value
-system.cpu.iew.wb_consumers 15661 # num instructions consuming a value
+system.cpu.iew.exec_refs 3127 # number of memory reference insts executed
+system.cpu.iew.exec_branches 1623 # Number of branches executed
+system.cpu.iew.exec_stores 1273 # Number of stores executed
+system.cpu.iew.exec_rate 0.401694 # Inst execution rate
+system.cpu.iew.wb_sent 15865 # cumulative count of insts sent to commit
+system.cpu.iew.wb_count 15646 # cumulative count of insts written-back
+system.cpu.iew.wb_producers 10128 # num instructions producing a value
+system.cpu.iew.wb_consumers 15579 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
-system.cpu.iew.wb_rate 0.515661 # insts written-back per cycle
-system.cpu.iew.wb_fanout 0.647213 # average fanout of values written-back
+system.cpu.iew.wb_rate 0.389786 # insts written-back per cycle
+system.cpu.iew.wb_fanout 0.650106 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.commit.commitSquashedInsts 10639 # The number of squashed insts skipped by commit
+system.cpu.commit.commitSquashedInsts 10526 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 12 # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts 572 # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples 16729 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean 0.582581 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev 1.458500 # Number of insts commited each cycle
+system.cpu.commit.branchMispredicts 593 # The number of times a branch was mispredicted
+system.cpu.commit.committed_per_cycle::samples 20042 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 0.486329 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 1.342699 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0 13195 78.88% 78.88% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1 1327 7.93% 86.81% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2 594 3.55% 90.36% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3 704 4.21% 94.57% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4 355 2.12% 96.69% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5 141 0.84% 97.53% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6 118 0.71% 98.24% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7 74 0.44% 98.68% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8 221 1.32% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 16474 82.20% 82.20% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 1360 6.79% 88.98% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 589 2.94% 91.92% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 713 3.56% 95.48% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 364 1.82% 97.30% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 136 0.68% 97.97% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 120 0.60% 98.57% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 74 0.37% 98.94% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 212 1.06% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total 16729 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 20042 # Number of insts commited each cycle
system.cpu.commit.committedInsts 5380 # Number of instructions committed
-system.cpu.commit.committedOps 9746 # Number of ops (including micro ops) committed
+system.cpu.commit.committedOps 9747 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
-system.cpu.commit.refs 1987 # Number of memory references committed
-system.cpu.commit.loads 1052 # Number of loads committed
+system.cpu.commit.refs 1988 # Number of memory references committed
+system.cpu.commit.loads 1053 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 1208 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
-system.cpu.commit.int_insts 9652 # Number of committed integer instructions.
-system.cpu.commit.function_calls 0 # Number of function calls committed.
-system.cpu.commit.bw_lim_events 221 # number cycles where commit BW limit reached
+system.cpu.commit.int_insts 9653 # Number of committed integer instructions.
+system.cpu.commit.function_calls 106 # Number of function calls committed.
+system.cpu.commit.bw_lim_events 212 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.rob.rob_reads 36893 # The number of ROB reads
-system.cpu.rob.rob_writes 42622 # The number of ROB writes
-system.cpu.timesIdled 155 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles 12385 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.rob.rob_reads 40103 # The number of ROB reads
+system.cpu.rob.rob_writes 42426 # The number of ROB writes
+system.cpu.timesIdled 166 # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.idleCycles 18241 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 5380 # Number of Instructions Simulated
-system.cpu.committedOps 9746 # Number of Ops (including micro ops) Simulated
+system.cpu.committedOps 9747 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 5380 # Number of Instructions Simulated
-system.cpu.cpi 5.750372 # CPI: Cycles Per Instruction
-system.cpu.cpi_total 5.750372 # CPI: Total CPI of All Threads
-system.cpu.ipc 0.173902 # IPC: Instructions Per Cycle
-system.cpu.ipc_total 0.173902 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 28821 # number of integer regfile reads
-system.cpu.int_regfile_writes 17168 # number of integer regfile writes
+system.cpu.cpi 7.460967 # CPI: Cycles Per Instruction
+system.cpu.cpi_total 7.460967 # CPI: Total CPI of All Threads
+system.cpu.ipc 0.134031 # IPC: Instructions Per Cycle
+system.cpu.ipc_total 0.134031 # IPC: Total IPC of All Threads
+system.cpu.int_regfile_reads 20727 # number of integer regfile reads
+system.cpu.int_regfile_writes 12358 # number of integer regfile writes
system.cpu.fp_regfile_reads 4 # number of floating regfile reads
-system.cpu.misc_regfile_reads 7143 # number of misc regfile reads
-system.cpu.icache.replacements 0 # number of replacements
-system.cpu.icache.tagsinuse 144.824422 # Cycle average of tags in use
-system.cpu.icache.total_refs 1475 # Total number of references to valid blocks.
-system.cpu.icache.sampled_refs 304 # Sample count of references to valid blocks.
-system.cpu.icache.avg_refs 4.851974 # Average number of references to valid blocks.
-system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.occ_blocks::cpu.inst 144.824422 # Average occupied blocks per requestor
-system.cpu.icache.occ_percent::cpu.inst 0.070715 # Average percentage of cache occupancy
-system.cpu.icache.occ_percent::total 0.070715 # Average percentage of cache occupancy
-system.cpu.icache.ReadReq_hits::cpu.inst 1475 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 1475 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 1475 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 1475 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 1475 # number of overall hits
-system.cpu.icache.overall_hits::total 1475 # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst 399 # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total 399 # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst 399 # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total 399 # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst 399 # number of overall misses
-system.cpu.icache.overall_misses::total 399 # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst 20611500 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total 20611500 # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst 20611500 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total 20611500 # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst 20611500 # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total 20611500 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 1874 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 1874 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 1874 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 1874 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 1874 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 1874 # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.212914 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total 0.212914 # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst 0.212914 # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total 0.212914 # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst 0.212914 # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total 0.212914 # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51657.894737 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 51657.894737 # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 51657.894737 # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 51657.894737 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 51657.894737 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 51657.894737 # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs 312 # number of cycles access was blocked
+system.cpu.cc_regfile_reads 8004 # number of cc regfile reads
+system.cpu.cc_regfile_writes 4850 # number of cc regfile writes
+system.cpu.misc_regfile_reads 7135 # number of misc regfile reads
+system.cpu.misc_regfile_writes 1 # number of misc regfile writes
+system.cpu.toL2Bus.throughput 1326590099 # Throughput (bytes/s)
+system.cpu.toL2Bus.trans_dist::ReadReq 340 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 339 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 77 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 77 # Transaction distribution
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 548 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 285 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 833 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 17536 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9088 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 26624 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.data_through_bus 26624 # Total data (bytes)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 208500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 1.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 458250 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 2.3 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 235500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%)
+system.cpu.icache.tags.replacements 0 # number of replacements
+system.cpu.icache.tags.tagsinuse 130.897576 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 1609 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 274 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 5.872263 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 130.897576 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.063915 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.063915 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 274 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::0 150 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 124 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.133789 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses 4234 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 4234 # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst 1609 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 1609 # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst 1609 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 1609 # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst 1609 # number of overall hits
+system.cpu.icache.overall_hits::total 1609 # number of overall hits
+system.cpu.icache.ReadReq_misses::cpu.inst 371 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 371 # number of ReadReq misses
+system.cpu.icache.demand_misses::cpu.inst 371 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 371 # number of demand (read+write) misses
+system.cpu.icache.overall_misses::cpu.inst 371 # number of overall misses
+system.cpu.icache.overall_misses::total 371 # number of overall misses
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 25180750 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 25180750 # number of ReadReq miss cycles
+system.cpu.icache.demand_miss_latency::cpu.inst 25180750 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 25180750 # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency::cpu.inst 25180750 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 25180750 # number of overall miss cycles
+system.cpu.icache.ReadReq_accesses::cpu.inst 1980 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 1980 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst 1980 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 1980 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst 1980 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 1980 # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.187374 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.187374 # miss rate for ReadReq accesses
+system.cpu.icache.demand_miss_rate::cpu.inst 0.187374 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.187374 # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::cpu.inst 0.187374 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.187374 # miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67872.641509 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 67872.641509 # average ReadReq miss latency
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 67872.641509 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 67872.641509 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 67872.641509 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 67872.641509 # average overall miss latency
+system.cpu.icache.blocked_cycles::no_mshrs 53 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs 7 # number of cycles access was blocked
+system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs 44.571429 # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_mshrs 53 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst 95 # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total 95 # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst 95 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total 95 # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst 95 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total 95 # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst 304 # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total 304 # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst 304 # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total 304 # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst 304 # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total 304 # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16157000 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total 16157000 # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16157000 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total 16157000 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16157000 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total 16157000 # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.162220 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total 0.162220 # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.162220 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total 0.162220 # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.162220 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total 0.162220 # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53148.026316 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53148.026316 # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53148.026316 # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 53148.026316 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53148.026316 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 53148.026316 # average overall mshr miss latency
+system.cpu.icache.ReadReq_mshr_hits::cpu.inst 97 # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_hits::total 97 # number of ReadReq MSHR hits
+system.cpu.icache.demand_mshr_hits::cpu.inst 97 # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_hits::total 97 # number of demand (read+write) MSHR hits
+system.cpu.icache.overall_mshr_hits::cpu.inst 97 # number of overall MSHR hits
+system.cpu.icache.overall_mshr_hits::total 97 # number of overall MSHR hits
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 274 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 274 # number of ReadReq MSHR misses
+system.cpu.icache.demand_mshr_misses::cpu.inst 274 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 274 # number of demand (read+write) MSHR misses
+system.cpu.icache.overall_mshr_misses::cpu.inst 274 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 274 # number of overall MSHR misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19745750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 19745750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 19745750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 19745750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 19745750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 19745750 # number of overall MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.138384 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.138384 # mshr miss rate for ReadReq accesses
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.138384 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.138384 # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.138384 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.138384 # mshr miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72064.781022 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72064.781022 # average ReadReq mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72064.781022 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 72064.781022 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72064.781022 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 72064.781022 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.replacements 0 # number of replacements
-system.cpu.l2cache.tagsinuse 177.982441 # Cycle average of tags in use
-system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks.
-system.cpu.l2cache.sampled_refs 373 # Sample count of references to valid blocks.
-system.cpu.l2cache.avg_refs 0.002681 # Average number of references to valid blocks.
-system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.occ_blocks::cpu.inst 144.961595 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_blocks::cpu.data 33.020847 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_percent::cpu.inst 0.004424 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_percent::cpu.data 0.001008 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_percent::total 0.005432 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 163.708534 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 337 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.005935 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 130.966386 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 32.742148 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003997 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.data 0.000999 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.004996 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 337 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 181 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 156 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010284 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.tag_accesses 3750 # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses 3750 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.data 1 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits
system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.data 1 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 2 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits
-system.cpu.l2cache.overall_hits::total 1 # number of overall hits
-system.cpu.l2cache.ReadReq_misses::cpu.inst 303 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::cpu.data 72 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::total 375 # number of ReadReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data 76 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total 76 # number of ReadExReq misses
-system.cpu.l2cache.demand_misses::cpu.inst 303 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data 148 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total 451 # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst 303 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data 148 # number of overall misses
-system.cpu.l2cache.overall_misses::total 451 # number of overall misses
-system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 15842000 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3892500 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::total 19734500 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3990500 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total 3990500 # number of ReadExReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst 15842000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 7883000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 23725000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst 15842000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 7883000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 23725000 # number of overall miss cycles
-system.cpu.l2cache.ReadReq_accesses::cpu.inst 304 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::cpu.data 72 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::total 376 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data 76 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total 76 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst 304 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data 148 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total 452 # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst 304 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data 148 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total 452 # number of overall (read+write) accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996711 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::total 0.997340 # miss rate for ReadReq accesses
+system.cpu.l2cache.overall_hits::cpu.data 1 # number of overall hits
+system.cpu.l2cache.overall_hits::total 2 # number of overall hits
+system.cpu.l2cache.ReadReq_misses::cpu.inst 273 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.data 65 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 338 # number of ReadReq misses
+system.cpu.l2cache.ReadExReq_misses::cpu.data 77 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 77 # number of ReadExReq misses
+system.cpu.l2cache.demand_misses::cpu.inst 273 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.data 142 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 415 # number of demand (read+write) misses
+system.cpu.l2cache.overall_misses::cpu.inst 273 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.data 142 # number of overall misses
+system.cpu.l2cache.overall_misses::total 415 # number of overall misses
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 19460250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5265000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 24725250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5444500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 5444500 # number of ReadExReq miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.inst 19460250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.data 10709500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 30169750 # number of demand (read+write) miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.inst 19460250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.data 10709500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 30169750 # number of overall miss cycles
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 274 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.data 66 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 340 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::cpu.data 77 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 77 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.demand_accesses::cpu.inst 274 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.data 143 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 417 # number of demand (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.inst 274 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.data 143 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 417 # number of overall (read+write) accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996350 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.984848 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.994118 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996711 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total 0.997788 # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996711 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total 0.997788 # miss rate for overall accesses
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52283.828383 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 54062.500000 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::total 52625.333333 # average ReadReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52506.578947 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52506.578947 # average ReadExReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52283.828383 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 53263.513514 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 52605.321508 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52283.828383 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 53263.513514 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 52605.321508 # average overall miss latency
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996350 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.data 0.993007 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.995204 # miss rate for demand accesses
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996350 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.data 0.993007 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.995204 # miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71282.967033 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 81000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 73151.627219 # average ReadReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70707.792208 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70707.792208 # average ReadExReq miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71282.967033 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75419.014085 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 72698.192771 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71282.967033 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75419.014085 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 72698.192771 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 303 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 72 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::total 375 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 76 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total 76 # number of ReadExReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst 303 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data 148 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total 451 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst 303 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data 148 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total 451 # number of overall MSHR misses
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12092212 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3030082 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15122294 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3058112 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3058112 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12092212 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6088194 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 18180406 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12092212 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6088194 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 18180406 # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996711 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997340 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 273 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 65 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 338 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 77 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 77 # number of ReadExReq MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 273 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 415 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 273 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 415 # number of overall MSHR misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 16034750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4466500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20501250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4485000 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4485000 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16034750 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8951500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 24986250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16034750 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8951500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 24986250 # number of overall MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996350 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.984848 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.994118 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996711 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total 0.997788 # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996711 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total 0.997788 # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39908.290429 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42084.472222 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40326.117333 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40238.315789 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40238.315789 # average ReadExReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39908.290429 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 41136.445946 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40311.321508 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39908.290429 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 41136.445946 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40311.321508 # average overall mshr miss latency
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996350 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.993007 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.995204 # mshr miss rate for demand accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996350 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.993007 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.995204 # mshr miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58735.347985 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68715.384615 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60654.585799 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58246.753247 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58246.753247 # average ReadExReq mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58735.347985 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63038.732394 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60207.831325 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58735.347985 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63038.732394 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60207.831325 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.replacements 0 # number of replacements
-system.cpu.dcache.tagsinuse 83.496642 # Cycle average of tags in use
-system.cpu.dcache.total_refs 2284 # Total number of references to valid blocks.
-system.cpu.dcache.sampled_refs 146 # Sample count of references to valid blocks.
-system.cpu.dcache.avg_refs 15.643836 # Average number of references to valid blocks.
-system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.occ_blocks::cpu.data 83.496642 # Average occupied blocks per requestor
-system.cpu.dcache.occ_percent::cpu.data 0.020385 # Average percentage of cache occupancy
-system.cpu.dcache.occ_percent::total 0.020385 # Average percentage of cache occupancy
-system.cpu.dcache.ReadReq_hits::cpu.data 1425 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 1425 # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data 859 # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total 859 # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data 2284 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 2284 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 2284 # number of overall hits
-system.cpu.dcache.overall_hits::total 2284 # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data 127 # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total 127 # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data 76 # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total 76 # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data 203 # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total 203 # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data 203 # number of overall misses
-system.cpu.dcache.overall_misses::total 203 # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 6648000 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 6648000 # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 4218500 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 4218500 # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 10866500 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 10866500 # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 10866500 # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 10866500 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 1552 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 1552 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.tags.replacements 0 # number of replacements
+system.cpu.dcache.tags.tagsinuse 83.267922 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 2337 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 142 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 16.457746 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 83.267922 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.020329 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.020329 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 142 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 91 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.034668 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.tag_accesses 5234 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 5234 # Number of data accesses
+system.cpu.dcache.ReadReq_hits::cpu.data 1479 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 1479 # number of ReadReq hits
+system.cpu.dcache.WriteReq_hits::cpu.data 858 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 858 # number of WriteReq hits
+system.cpu.dcache.demand_hits::cpu.data 2337 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 2337 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data 2337 # number of overall hits
+system.cpu.dcache.overall_hits::total 2337 # number of overall hits
+system.cpu.dcache.ReadReq_misses::cpu.data 132 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 132 # number of ReadReq misses
+system.cpu.dcache.WriteReq_misses::cpu.data 77 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 77 # number of WriteReq misses
+system.cpu.dcache.demand_misses::cpu.data 209 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 209 # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::cpu.data 209 # number of overall misses
+system.cpu.dcache.overall_misses::total 209 # number of overall misses
+system.cpu.dcache.ReadReq_miss_latency::cpu.data 9669000 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 9669000 # number of ReadReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::cpu.data 5702500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 5702500 # number of WriteReq miss cycles
+system.cpu.dcache.demand_miss_latency::cpu.data 15371500 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 15371500 # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::cpu.data 15371500 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 15371500 # number of overall miss cycles
+system.cpu.dcache.ReadReq_accesses::cpu.data 1611 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 1611 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 935 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 935 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 2487 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 2487 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 2487 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 2487 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.081830 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.081830 # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.081283 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total 0.081283 # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.081624 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.081624 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.081624 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.081624 # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52346.456693 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 52346.456693 # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55506.578947 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 55506.578947 # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 53529.556650 # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 53529.556650 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 53529.556650 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 53529.556650 # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs 103 # number of cycles access was blocked
+system.cpu.dcache.demand_accesses::cpu.data 2546 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 2546 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data 2546 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 2546 # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.081937 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.081937 # miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.082353 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.082353 # miss rate for WriteReq accesses
+system.cpu.dcache.demand_miss_rate::cpu.data 0.082090 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.082090 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data 0.082090 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.082090 # miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73250 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 73250 # average ReadReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74058.441558 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 74058.441558 # average WriteReq miss latency
+system.cpu.dcache.demand_avg_miss_latency::cpu.data 73547.846890 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 73547.846890 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::cpu.data 73547.846890 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 73547.846890 # average overall miss latency
+system.cpu.dcache.blocked_cycles::no_mshrs 183 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs 5 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_mshrs 4 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs 20.600000 # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs 45.750000 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data 55 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total 55 # number of ReadReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data 55 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total 55 # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data 55 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total 55 # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data 72 # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total 72 # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76 # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total 76 # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data 148 # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total 148 # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data 148 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total 148 # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3962500 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 3962500 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4066500 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total 4066500 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8029000 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 8029000 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8029000 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 8029000 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.046392 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.046392 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081283 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081283 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.059509 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.059509 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.059509 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.059509 # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55034.722222 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55034.722222 # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53506.578947 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53506.578947 # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54250 # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 54250 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54250 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 54250 # average overall mshr miss latency
+system.cpu.dcache.ReadReq_mshr_hits::cpu.data 66 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 66 # number of ReadReq MSHR hits
+system.cpu.dcache.demand_mshr_hits::cpu.data 66 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 66 # number of demand (read+write) MSHR hits
+system.cpu.dcache.overall_mshr_hits::cpu.data 66 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 66 # number of overall MSHR hits
+system.cpu.dcache.ReadReq_mshr_misses::cpu.data 66 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 66 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.data 77 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 77 # number of WriteReq MSHR misses
+system.cpu.dcache.demand_mshr_misses::cpu.data 143 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 143 # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::cpu.data 143 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 143 # number of overall MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5340000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 5340000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5521500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 5521500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10861500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 10861500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10861500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 10861500 # number of overall MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.040968 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.040968 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.082353 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.082353 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.056167 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.056167 # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.056167 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.056167 # mshr miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80909.090909 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80909.090909 # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71707.792208 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71707.792208 # average WriteReq mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75954.545455 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 75954.545455 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75954.545455 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 75954.545455 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
projects / gem5.git / blobdiff