X-Git-Url: https://git.libre-soc.org/?a=blobdiff_plain;f=Cesar_Strauss.mdwn;h=e1ca0783d5d8abdbb206262230adb835691a4c17;hb=3019c1e3a12f7c8135a6a417655b0ec2d4fa5b6e;hp=c5712d9bd65681f96a205c4cca191fa9ef3ba7cb;hpb=71fc32f1dc0c911a444809999b169ed5d1112075;p=libreriscv.git

diff --git a/Cesar_Strauss.mdwn b/Cesar_Strauss.mdwn
index c5712d9bd..e1ca0783d 100644
--- a/Cesar_Strauss.mdwn
+++ b/Cesar_Strauss.mdwn
@@ -10,13 +10,13 @@ Contributor
 
 1. ALU CompUnit needs to recognise that RA (src1) can be zero  
 	<https://bugs.libre-soc.org/show_bug.cgi?id=336>  
-	Status: DONE
+	Status: DONE  
 	Unit test Status: in progress
 
 
 2. Something about the above (5), being optional.  
 	<https://bugs.libre-soc.org/show_bug.cgi?id=336#c5>  
-	Status: DONE
+	Status: DONE  
 	Unit test Status: in progress
 
 3. CompALUMulti parallel functions unit test  
@@ -25,27 +25,81 @@ Contributor
 
 4. Code-morph LDSTCompUnit to use RecordObject structure, like CompUnitALU  
 	<https://bugs.libre-soc.org/show_bug.cgi?id=318#c18>  
-	Status: Need a review of Luke's implementation, compared to mine.
+	Status: Need a review of Luke's implementation, compared to mine.  
 	Priority: Low
 
 5. Test dual ports (two L0CacheBuffer with two ports, 4-4 as well) which
 write to the same memory  
 	<https://bugs.libre-soc.org/show_bug.cgi?id=318#c11>  
-	Status: not started
+	Status: not started  
 	Priority: High
 
 6. Luke tried two LDs in the score6600 code - they failed.  
 	<https://bugs.libre-soc.org/show_bug.cgi?id=318#c17>  
-	Status: not started, need to check the [prototype] L0CacheBuffer
+	Status: not started, need to check the [prototype] L0CacheBuffer  
 	Priority: High
 
 7. Fix a bug in the LDSTCompUnit  
 	<https://bugs.libre-soc.org/show_bug.cgi?id=318>  
 	Status: Luke thinks he fixed it, but needs a review and improving the
 unit tests.   
-	See: <https://bugs.libre-soc.org/show_bug.cgi?id=318#c7>
+	See: <https://bugs.libre-soc.org/show_bug.cgi?id=318#c7>  
 	Priority: Medium
 
 8. LDSTCompUnit parallel functions unit test  
 	<https://bugs.libre-soc.org/show_bug.cgi?id=350>  
 	Priority: Medium-ish
+
+11. Formal Proof for CompUnit  
+        <https://bugs.libre-soc.org/show_bug.cgi?id=342>
+
+12. Formal Proof for PartitionedSignal  
+        <https://bugs.libre-soc.org/show_bug.cgi?id=565>  
+        Status: in progress  
+
+13. Implement simple VL for-loop in nMigen for TestIssuer  
+        <https://bugs.libre-soc.org/show_bug.cgi?id=583>  
+        Status: in progress  
+
+## Completed but not yet submitted:
+
+1. FSM-based ALU example needed (compliant with ALU CompUnit)  
+	<https://bugs.libre-soc.org/show_bug.cgi?id=417>  
+
+2. Fix MSB0 issues in the SVP64 Assembler, Simulator and Decoder  
+	<https://bugs.libre-soc.org/show_bug.cgi?id=600>
+
+## Submitted for NLNet RFP
+
+### NLnet.2019.02.012
+
+* [Bug #583](https://bugs.libre-soc.org/show_bug.cgi?id=583):
+  Implement simple VL for\-loop in nMigen for TestIssuer
+    * &euro;2325 which is the total amount
+    * submitted on 2022-06-16
+
+### NLNet.2019.10.032.Formal
+
+* [Bug #565](https://bugs.libre-soc.org/show_bug.cgi?id=565):
+  Improve formal verification on PartitionedSignal
+    * &euro;2200 out of total of &euro;3000
+    * submitted on 2022-06-16
+
+### NLNet.2019.10.046.Standards
+
+* [Bug #588](https://bugs.libre-soc.org/show_bug.cgi?id=588):
+  add SVP64 to PowerDecoder2
+    * &euro;300 out of total of &euro;1000
+    * submitted on 2022-06-16
+
+## Paid
+
+### NLNet.2019.10.043.Wishbone
+
+* [Bug #475](https://bugs.libre-soc.org/show_bug.cgi?id=475):
+  cxxsim improvements
+    * Ran several Libre-SOC tests under cxxsim
+    * Helped isolate simulator issues by extracting a MVCE
+(Minimal, Verifiable, Complete Example) in each case.
+    * paid on 2021-05-11
+    * &euro;250 out of total of &euro;1750