X-Git-Url: https://git.libre-soc.org/?a=blobdiff_plain;f=conferences.mdwn;h=8517c6ad37e34f0c73c2627533b7db995d89c3ed;hb=8381e5fa6fe26bc69feec4d711c0587191d48540;hp=e0a23e649f240d4a28614124a49970f08200c515;hpb=7325b984bc38bc7f39eb1084a204c27e408b482d;p=libreriscv.git

diff --git a/conferences.mdwn b/conferences.mdwn
index e0a23e649..8517c6ad3 100644
--- a/conferences.mdwn
+++ b/conferences.mdwn
@@ -5,3 +5,77 @@
 # 2020 Jun OpenPOWER Summit North America.
 
 25 and 26 June we'll be in lovely Austin, TX, the same week and venue as the Linux Foundation's Open Source Summit.
+
+# To keep an eye on:
+
+* <https://www.iscaconf.org/>
+
+# XDC 2020
+
+* <https://xdc2020.x.org/event/9/abstracts/>
+[[conferences/xdc2020]]
+
+# OpenPOWER 2020
+
+* <https://linuxfoundation.smapply.io/prog/openpower_na_2020/>
+* <https://openpowerna2020.sched.com/>
+* <https://openpowerna2020.sched.com/event/eDqa/the-libresoc-initiative-a-hybrid-cpuvpugpu-luke-leighton-libresoc?iframe=no&w=100%&sidebar=yes&bg=no>
+
+# SFSCON 2020, italy
+
+* <http://sfscon.it/> - Roberto PPC64 Notebook
+* <https://www.sfscon.it/talks/202x-open-hardware-concrete-approach/>
+
+## Why a Libre 3D CPU / GPU / VPU?
+
+* Study of SoCs (Allwinner, Rockchip, NXP) shows none are fully Libre
+  - Either GPU driver firmware is proprietary, or VPU firmware, or bootloader
+* This causes customer product development issues
+  - https://tinyurl.com/valve-steam-intel
+* Businesses are waking up to lack of transparency
+  - Intel Management Engine (spying backdoor co-processor)
+  - Spectre, Meltdown, CSME (Chain-of-Trust) issues
+* Solution: full transparency.  All source available for everything.
+
+## How is LibreSOC being developed?
+
+* Using Libre (rather than "open") development practices
+  - no "I'll release it when it's ready": all development is real-time public access
+* No NDAs, no hidden discussions
+  - we can invite anyone (any expert) to help with review
+  - free to ask for help anywhere in the world (comp.arch, stackexchange)
+* Using litex, nmigen, opencores HDL
+  - heavily depending on python OO (not possible with VHDL or Verilog)
+  - leap-frogging ahead by not reinventing the wheel
+  - yosys converts nmigen to verilog for standard tools.
+
+## Why is it different from other SoCs?
+
+* LibreSOC is a hybrid CPU-VPU-GPU architecture.
+  - OpenPOWER ISA *itself* is extended to include 3D and Video instructions
+  - (SIN, ATAN2, YUV2RGB, Texture Interpolation)
+  - Only after approval of OpenPOWER Foundation!
+  - There is no separate GPU or VPU: it really is the same core.
+  - Massively simplifies driver development and application debugging
+* Vectorisation is "Simple-V" (VSX not being implemented)
+  - VSX is SIMD and is considered harmful
+  - https://www.sigarch.org/simd-instructions-considered-harmful/
+
+
+## What is being developed? (Roadmap)
+
+* First simple core achieved in simulation Sep 2020
+  - FPGA (ECP5) target followed shortly
+* First silicon tape-out 180nm deadline 2nd Dec 2020
+  - sponsored by NLnet, with help from Chips4Makers Libre Cell Libraries
+  - layout is entirely libre-licensed tools: coriolis2 from lip6.fr
+* Next chip is "SBC" style quad-core
+  - similar spec to Allwinner A64, Rockchip RK3399
+  - targets "Pi" boards, smartphones, tablets, Industrial IoT
+
+## Contact
+
+* Freenode IRC #libre-soc
+* Website https://libre-soc.org
+  - mailing list, git repos, bugtracker etc.
+